參數(shù)資料
型號(hào)： CY7C016A-15IC
英文描述： x9 Dual-Port SRAM
中文描述： X9熱賣(mài)雙端口SRAM
文件頁(yè)數(shù)： 18/20頁(yè)
文件大?。?/td> 301K
代理商： CY7C016A-15IC
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 7 of 20
Switching Characteristics Over the Operating Range[15]
Parameter
Description
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Unit
-20
-25
Min.
Max.
Min.
Max.
READ CYCLE
tRC
Read Cycle Time
20
25
ns
tAA
Address to Data Valid
20
25
ns
tOHA
Output Hold From Address Change
3
ns
tACE
[16]
CE LOW to Data Valid
20
25
ns
tDOE
OE LOW to Data Valid
12
13
ns
tLZOE
[17, 18, 19]
OE Low to Low Z
3
ns
tHZOE
[17, 18, 19]
OE HIGH to High Z
12
15
ns
tLZCE
[17, 18, 19]
CE LOW to Low Z
3
ns
tHZCE
[17, 18, 19]
CE HIGH to High Z
12
15
ns
tPU
[19]
CE LOW to Power-Up
0
ns
tPD
[19]
CE HIGH to Power-Down
20
25
ns
WRITE CYCLE
tWC
Write Cycle Time
20
25
ns
tSCE
[16]
CE LOW to Write End
16
20
ns
tAW
Address Valid to Write End
16
20
ns
tHA
Address Hold From Write End
0
ns
tSA
[16]
Address Set-Up to Write Start
0
ns
tPWE
Write Pulse Width
16
20
ns
tSD
Data Set-Up to Write End
12
15
ns
tHD
Data Hold From Write End
0
ns
tHZWE
[18, 19]
R/W LOW to High Z
12
15
ns
tLZWE
[18, 19]
R/W HIGH to Low Z
3
ns
tWDD
[20]
Write Pulse to Data Delay
40
50
ns
tDDD
[20]
Write Data Valid to Read Data Valid
30
35
ns
BUSY TIMING[21]
tBLA
BUSY LOW from Address Match
20
ns
tBHA
BUSY HIGH from Address Mismatch
20
ns
tBLC
BUSY LOW from CE LOW
20
ns
tBHC
BUSY HIGH from CE HIGH
16
17
ns
tPS
Port Set-Up for Priority
5
ns
Note:
15. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOI/IOH and 30-pF load capacitance.
16. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire tSCE time.
17. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
18. Test conditions used are Load 3.
19. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing
with Busy waveform.
20. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
21. Test conditions used are Load 2.
相關(guān)PDF資料
PDF描述
CY7C0251-15AC x18 Dual-Port SRAM
CY7C0251-25AC SRAM|8KX18|CMOS|QFP|100PIN|PLASTIC
CY7C025-15AC SRAM|8KX16|CMOS|QFP|100PIN|PLASTIC
CY7C025-15AI x16 Dual-Port SRAM
CY7C09189-7AC x9 Dual-Port SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C016A-20AC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM
CY7C016AV 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C016AV-20JC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C016AV-25JC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C017A 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*