- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄295374 > CY7C025-35AC x16 Dual-Port SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C025-35AC |
| 英文描述： | x16 Dual-Port SRAM |
| 中文描述： | x16雙端口SRAM |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大?。?/td> | 301K |
| 代理商： | CY7C025-35AC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 13 of 20
Note:
42. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Switching Waveforms (continued)
ADDRESS MATCH
tPS
tBLC
tBHC
ADDRESS MATCH
tPS
tBLC
tBHC
CER ValidFirst:
ADDRESS L,R
BUSYR
CEL
CER
BUSYL
CER
CE L
ADDRESS L,R
Busy Timing Diagram No. 1 (CE Arbitration)[42]
CELValid First:
ADDRESS MATCH
tPS
ADDRESS L
BUSY R
ADDRESS MISMATCH
tRC or tWC
tBLA
tBHA
ADDRESSR
ADDRESS MATCH
ADDRESS MISMATCH
tPS
ADDRESSL
BUSY L
tRC or tWC
tBLA
tBHA
ADDRESSR
Right Address Valid First:
Busy Timing Diagram No. 2 (Address Arbitration)[42]
Left Address Valid First
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C025-35JC | SRAM|8KX16|CMOS|LDCC|84PIN|PLASTIC |
| CY7C025-55AC | x16 Dual-Port SRAM |
| CY7C025-55JC | SRAM|8KX16|CMOS|LDCC|84PIN|PLASTIC |
| CY7C025AV | Memory |
| CY7C026A | Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C025-35AI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C025-35AIT | 制造商:Rochester Electronics LLC 功能描述:5V 8K X 16 DPSRAM - Bulk |
| CY7C025-35AXC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C025-35AXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY |
| CY7C025-35JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:CY7C025 Series 128 kb (8 K x 16) 5 V 35 ns Dual-Port Static RAM -PLCC-84 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。