參數(shù)資料
型號: CY7C09179V-12AXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
中文描述: 32K X 9 DUAL-PORT SRAM, 25 ns, PQFP100
封裝: ROHS COMPLIANT, PLASTIC, MS-026, TQFP-100
文件頁數(shù): 26/28頁
文件大?。?/td> 657K
代理商: CY7C09179V-12AXC
CY7C09089V/99V
CY7C09179V/99V
Document #: 38-06043 Rev. *F
Page 7 of 28
Selection Guide
Description
CY7C09179V
CY7C09099V
CY7C09199V
-9
CY7C09089V/99V
CY7C09179V
-12
fMAX2 (MHz) (Pipelined)
100
83
67
50
Max. Access Time (ns) (Clock to Data,
Pipelined)
6.5
7.5
9
12
Typical Operating Current ICC (mA)
175
155
135
115
Typical Standby Current for ISB1 (mA)
(Both Ports TTL Level)
25
20
Typical Standby Current for ISB3 (A)
(Both Ports CMOS Level)
10
Pin Definitions
Left Port
Right Port
Description
A0L–A16L
A0R–A16R
Address Inputs (A0–A14 for 32K; A0–A15 for 64K; and A0–A16 for 128K devices).
ADSL
ADSR
Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to
access the part using an externally supplied address. Asserting this signal LOW also loads
the burst counter with the address present on the address pins.
CE0L, CE1L
CE0R, CE1R
Chip Enable Input. To select either the left or right port, both CE0 AND CE1 must be asserted
to their active states (CE0 VIL and CE1 VIH).
CLKL
CLKR
Clock Signal. This input can be free running or strobed. Maximum clock input rate is fMAX.
CNTENL
CNTENR
Counter Enable Input. Asserting this signal LOW increments the burst address counter of its
respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted
LOW.
CNTRSTL
CNTRSTR
Counter Reset Input. Asserting this signal LOW resets the burst address counter of its
respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O0L–I/O8L
I/O0R–I/O8R
Data Bus Input/Output (I/O0–I/O7 for ×8 devices; I/O0–I/O8 for ×9 devices).
OEL
OER
Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during
read operations.
R/WL
R/WR
Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array.
For read operations, assert this pin HIGH.
FT/PIPEL
FT/PIPER
Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW.
For pipelined mode operation, assert this pin HIGH.
GND
Ground Input.
NC
No Connect.
VCC
Power Input.
Note
10. See page 9 and page 10 for Load Conditions.
相關PDF資料
PDF描述
CY7C09179V-6AXC 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09199V-9AXC 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09159AV-12AXC 3.3V 8K/16K x 9 Synchronous Dual Port Static RAM
CY7C1009B-20VXC 128K X 8 STANDARD SRAM, 20 ns, PDSO32
CY7C10191B Memory
相關代理商/技術參數(shù)
參數(shù)描述
CY7C09179V-6AXC 功能描述:靜態(tài)隨機存取存儲器 3.3V 32Kx9 COM Sync Dual Port 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C09189-9AC 功能描述:IC SRAM 576KBIT 67MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
CY7C09189V-12AC 制造商:Cypress Semiconductor 功能描述:
CY7C09189V-12AXC 功能描述:IC SRAM 576KBIT 12NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C09189V-6AXC 功能描述:IC SRAM 576KBIT 6.5NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2