- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295376 > CY7C09379V-9AC SYNC SRAM|32KX18|CMOS|QFP|100PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | CY7C09379V-9AC |
| 英文描述： | SYNC SRAM|32KX18|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 同步靜態(tài)存儲器| 32KX18 |的CMOS | QFP封裝| 100引腳|塑料 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大小： | 301K |
| 代理商： | CY7C09379V-9AC |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 10 of 20
Notes:
29. R/W must be HIGH during all address transitions.
30. A write occurs during the overlap (tSCE or tPWE) of a LOW CE or SEM.
31. tHA is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
32. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and
data to be placed on the bus for the required tSD. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse
can be as short as the specified tPWE.
33. Transition is measured
±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
34. To access RAM, CE = VIL, SEM = VIH.
35. During this period, the I/O pins are in the output state, and input signals must not be applied.
36. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Switching Waveforms (continued)
tAW
tWC
tPWE
tHD
tSD
tHA
CE
R/W
OE
DATA OUT
DATA IN
ADDRESS
tHZOE
tSA
tHZWE
tLZWE
Write Cycle No. 1: R/W Controlled Timing[29, 30, 31, 32]
[33]
[32]
[34]
[35]
tAW
tWC
tSCE
tHD
tSD
tHA
CE
R/W
DATA IN
ADDRESS
tSA
Write Cycle No. 2: CE Controlled Timing[29, 30, 31, 36]
[34]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C09379V-9AI | SYNC SRAM|32KX18|CMOS|QFP|100PIN|PLASTIC |
| CY7C09389V | Memory |
| CY7C09389V-12AC | x18 Dual-Port SRAM |
| CY7C09389V-6AC | SYNC SRAM|64KX18|CMOS|QFP|100PIN|PLASTIC |
| CY7C09389V-7AC | x18 Dual-Port SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09389V-12AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1.125M-Bit 64K x 18 25ns/12ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:64KX18 3.3V DUAL PORT SRAM - Bulk |
| CY7C09389V-12ACT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C09389V-12AXC | 功能描述:靜態(tài)隨機(jī)存取存儲器 3.3V 32Kx18 COM Sync Dual Port 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09389V-12AXCT | 功能描述:IC SRAM 1.152MBIT 12NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C09389V-6AC | 制造商:Rochester Electronics LLC 功能描述:64KX18 3.3V DUAL PORT SRAM - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。