- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358698 > CY7C1362B-225AI (CYPRESS SEMICONDUCTOR CORP) Plastic Connector Backshell; Connector Shell Size:Black; Enclosure Material:Polyester; Enclosure Color:Black; Features:For: 0.050" D-Miniature D Ribbon Connectors; Leaded Process Compatible:No; No. of Positions:50 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | CY7C1362B-225AI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | Plastic Connector Backshell; Connector Shell Size:Black; Enclosure Material:Polyester; Enclosure Color:Black; Features:For: 0.050" D-Miniature D Ribbon Connectors; Leaded Process Compatible:No; No. of Positions:50 RoHS Compliant: No |
| 中文描述： | 512K X 18 CACHE SRAM, 2.8 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 |
| 文件頁數(shù)： | 14/34頁 |
| 文件大小： | 895K |
| 代理商： | CY7C1362B-225AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
CY7C1360B
CY7C1362B
Document #: 38-05291 Rev. *C
Page 14 of 34
Truth Table
[3, 4, 5, 6, 7, 8]
Operation
Add. Used CE
1
None
None
None
None
None
None
External
External
External
External
External
Next
Next
Next
CE
2
X
L
X
L
X
X
H
H
H
H
H
X
X
X
CE
3
X
X
H
X
H
X
L
L
L
L
L
X
X
X
ZZ
L
L
L
L
L
H
L
L
L
L
L
L
L
L
ADSP ADSC ADV WRITE
X
L
L
X
L
X
H
L
H
L
X
X
L
X
L
X
H
L
H
L
H
L
H
H
H
H
X
H
OE CLK
X
X
X
X
X
X
L
H
X
L
H
L
H
L
DQ
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Deselect Cycle, Power Down
Snooze Mode, Power Down
READ Cycle, Begin Burst
READ Cycle, Begin Burst
WRITE Cycle, Begin Burst
READ Cycle, Begin Burst
READ Cycle, Begin Burst
READ Cycle, Continue Burst
READ Cycle, Continue Burst
READ Cycle, Continue Burst
H
L
L
L
L
X
L
L
L
L
L
X
X
H
X
X
X
X
X
X
X
X
X
X
X
L
L
L
X
X
X
X
X
X
X
X
L
H
H
H
H
H
L-H
L-H
L-H
L-H
L-H
X
L-H
L-H
L-H
L-H
L-H
L-H
L-H
L-H
Three-State
Three-State
Three-State
Three-State
Three-State
Three-State
Q
Three-State
D
Q
Three-State
Q
Three-State
Q
READ Cycle, Continue Burst
Next
H
X
X
L
X
H
L
H
H
L-H
Three-State
WRITE Cycle, Continue Burst
Next
X
X
X
L
H
H
L
L
X
L-H
D
WRITE Cycle, Continue Burst
Next
H
X
X
L
X
H
L
L
X
L-H
D
READ Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
H
H
L-H
Three-State
READ Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
L
L-H
Q
READ Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
H
H
L-H
Three-State
WRITE Cycle, Suspend Burst
Current
X
X
X
L
H
H
H
L
X
L-H
D
WRITE Cycle, Suspend Burst
Current
H
X
X
L
X
H
H
L
X
L-H
D
Notes:
3. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. CE
1
, CE
2
, and CE
3
are available only in the TQFP package. BGA package has only 2 chip selects CE
1
and CE
2
.
7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW
. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to three-state. OE is
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Three-State when
OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
9. Table only lists a partial listing of the byte write combinations. Any combination of BW
[A:D]
is valid. Appropriate write will be done based on which byte write is active.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1362B-225AJI | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B-225BGC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B-225AC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B | Plastic Connector Backshell; Enclosure Material:Plastic; Enclosure Color:Beige; Leaded Process Compatible:No; No. of Positions:26; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| CY7C43686AV-15AC | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1362C-166AJXC | 功能描述:靜態(tài)隨機存取存儲器 512Kx18 3.3V COM Sync PL 1CD 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1362C-166AJXCT | 功能描述:IC SRAM 9MBIT 166MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1362C-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 9M-Bit 512K x 18 3.5ns 100-Pin TQFP |
| CY7C1362C-166BZC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C1362C-200AJXC | 功能描述:靜態(tài)隨機存取存儲器 512Kx18 3.3V COM Sync PL 1CD 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。