- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379069 > CY7C1382CV25 (Cypress Semiconductor Corp.) 512K x 36/1M x 18 Pipelined SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1382CV25 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 512K x 36/1M x 18 Pipelined SRAM |
| 中文描述： | 為512k × 36/1M × 18流水線的SRAM |
| 文件頁數(shù)： | 1/33頁 |
| 文件大?。?/td> | 537K |
| 代理商： | CY7C1382CV25 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
512K x 36/1M x 18 Pipelined SRAM
(CLK). The synchronous inputs include all addresses, all data
inputs, address-pipelining chip enable (CE), burst control in-
puts (ADSC, ADSP, and ADV), write enables (BWa, BWb,
BWc, BWd and BWE), and global write (GW).
Asynchronous inputs include the output enable (OE) and burst
mode control (MODE). The data (DQa,b,c,d) and the data par-
ity (DQPa,b,c,d) outputs, enabled by OE, are also asynchro-
nous.
DQa,b,c,d and DPa,b,c,d apply to CY7C1380CV25 and
DQa,b and DPa,b apply to CY7C1382CV25. a, b, c, d each
are of 8 bits wide in the case of DQ and 1 bit wide in the case
of DP.
Addresses and chip enables are registered with either address
status processor (ADSP) or address status controller (ADSC)
input pins. Subsequent burst addresses can be internally gen-
erated as controlled by the burst advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate self-timed Write cycle. Write cycles can be one to
four bytes wide as controlled by the write control inputs. Indi-
vidual byte write allows individual byte to be written. BWa con-
trols DQa and DPa. BWb controls DQb and DPb. BWc controls
DQc and DPd. BWd controls DQd and DPd. BWa, BWb BWc,
and BWd can be active only with BWE being LOW. GW being
LOW causes all bytes to be written. Write pass-through capa-
bility allows written data available at the output for the next
Read cycle. This device also incorporates pipelined enable
circuit for easy depth expansion without penalizing system
performance.
All inputs and outputs of the CY7C1380CV25 and the
CY7C1382CV25 are JEDEC standard JESD8-5 compatible.
CY7C1380CV25
CY7C1382CV25
PRELIMINARY
Cypress Semiconductor Corporation
Document #: 38-05240 Rev. *A
3901 North First Street
San Jose, CA 95134
408-943-2600
Revised November 20, 2002
380CV25
Features
Fast clock speed: 250, 225, 200, 167 MHz
Provide high-performance 3-1-1-1 access rate
Fast OE access times: 2.6, 2.8, 3.0, 3.4 ns
Optimal for depth expansion
Single 2.5V
±
5% power supply
Common data inputs and data outputs
Byte Write Enable and Global Write control
Chip enable for address pipeline
Address, data, and control registers
Internally self-timed Write cycle
Burst control pins (interleaved or linear burst
sequence)
Automatic power-down available using ZZ mode or CE
deselect
Available in 119-ball bump BGA, 165-ball FBGA and
100-pin TQFP packages
JTAG boundary scan for BGA packaging version
Functional Description
The Cypress Synchronous Burst SRAM family employs high-
speed, low-power CMOS designs using advanced single-layer
polysilicon, triple-layer metal technology. Each memory cell
consists of six transistors.
The CY7C1382CV25 and CY7C1380CV25 SRAMs integrate
1,048,576x18 and 524,288x36 SRAM cells with advanced
synchronous peripheral circuitry and a 2-bit counter for inter-
nal burst operation. All synchronous inputs are gated by reg-
isters controlled by a positive-edge-triggered clock input
Selection Guide
250 MHz
225 MHz
200 MHz
167 MHz
Unit
Maximum Access Time
2.6
2.8
3.0
3.4
ns
Maximum Operating Current
350
325
300
275
mA
Maximum CMOS Standby Current
70
70
70
70
mA
Shaded areas contain advance information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1382CV25-200BZC | 512K x 36/1M x 18 Pipelined SRAM |
| CY7C1382CV25-200BZI | 512K x 36/1M x 18 Pipelined SRAM |
| CY7C1382CV25-225AC | 512K x 36/1M x 18 Pipelined SRAM |
| CY7C1382CV25-225AI | 512K x 36/1M x 18 Pipelined SRAM |
| CY7C1382CV25-225BGC | 512K x 36/1M x 18 Pipelined SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1382D-167AXC | 功能描述:靜態(tài)隨機存取存儲器 1Mx18 3.3V COM 1CD Sync PL 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1382D-167AXC | 制造商:Cypress Semiconductor 功能描述:IC SRAM 18MBIT PARALLEL 3.4NS TQFP100 |
| CY7C1382D-167AXCT | 功能描述:IC SRAM 18MBIT 167MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1382D-200AXC | 功能描述:靜態(tài)隨機存取存儲器 1Mx18 3.3V COM 1CD Sync PL 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1382D-200AXCT | 功能描述:IC SRAM 18MBIT 200MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。