- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378502 > CY7C1383C-133BZC (CYPRESS SEMICONDUCTOR CORP) 18-Mb (512K x 36/1M x 18) Flow-Through SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1383C-133BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mb (512K x 36/1M x 18) Flow-Through SRAM |
| 中文描述： | 1M X 18 STANDARD SRAM, 6.5 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165 |
| 文件頁數(shù)： | 6/36頁 |
| 文件大?。?/td> | 564K |
| 代理商： | CY7C1383C-133BZC |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
CY7C1381C
CY7C1383C
Document #: 38-05238 Rev. *B
Page 6 of 36
CY7C1381C–Pin Definitions
Name
TQFP
(3-Chip
Enable)
BGA
(1-Chip
Enable)
fBGA
(3-Chip
Enable)
I/O
Description
A
0
, A
1
, A
37,36,32,33,34,
35,42,43,44,45,
46,47,48,49,50,
81,82,99,100
P4,N4,A2,B2,C2
,R2,A3,B3,C3,T
3,T4,A5,B5,C5,
T5,A6,B6,C6,R6
R6,P6,A2,A10,
B2,B10,N6,P3,
P4,P8,P9,P10,
P11,R3,R4,R8,
R9,R10,R11
Input-
Synchronous
Address Inputs used to select one of the
512K address location
s. Sampled at the
rising edge of the CLK if ADSP or ADSC is
active LOW, and CE
1
,
CE
2
, and
CE
3[2]
are
sampled active. A
[1:0]
feed the 2-bit counter.
BW
A,
BW
B
BW
C,
BW
D
93,94,95,96
L5,G5,G3,L3
B5,A5,A4,B4
Input-
Synchronous
Byte Write Select Inputs, active LOW
.
Qualified with BWE to conduct byte writes to
the SRAM. Sampled on the rising edge of
CLK.
GW
88
H4
B7
Input-
Synchronous
Global Write Enable Input, active LOW
.
When asserted LOW on the rising edge of
CLK, a global write is conducted (ALL bytes
are written, regardless of the values on
BW
[A:D]
and BWE).
CLK
89
K4
B6
Input-
Clock
Clock Input
. Used to capture all
synchronous inputs to the device. Also used
to increment the burst counter when ADV is
asserted LOW, during a burst operation.
CE
1
98
E4
A3
Input-
Synchronous
Chip Enable 1 Input, active LOW
. Sampled
on the rising edge of CLK. Used in
conjunction with CE
2
and CE
3[2]
to
select/deselect the device. ADSP is ignored
if CE
1
is HIGH.
Chip Enable 2 Input, active HIGH
.
Sampled on the rising edge of CLK. Used in
conjunction with CE
1
and CE
3[2]
to
select/deselect the device.
CE
2
97
-
B3
Input-
Synchronous
CE
3[2]
92
-
A6
Input-
Synchronous
Chip Enable 3 Input, active LOW
. Sampled
on the rising edge of CLK. Used in
conjunction with CE
1
and
CE
2
to
select/deselect the device.
Output Enable, asynchronous input,
active LOW
. Controls the direction of the I/O
pins. When LOW, the I/O pins behave as
outputs. When deasserted HIGH, I/O pins
are tri-stated, and act as input data pins. OE
is masked during the first clock of a read
cycle when emerging from a deselected
state.
OE
86
F4
B8
Input-
Asynchronous
ADV
83
G4
A9
Input-
Synchronous
Advance Input signal, sampled on the
rising edge of CLK
. When asserted, it
automatically increments the address in a
burst cycle.
ADSP
84
A4
B9
Input-
Synchronous
Address Strobe from Processor, sampled
on the rising edge of CLK, active LOW
.
When asserted LOW, addresses presented
to the device are captured in the address
registers. A
[1:0]
are also loaded into the burst
counter. When ADSP and ADSC are both
asserted, only ADSP is recognized. ASDP is
ignored when CE
1
is deasserted HIGH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1381C-100AC | 18-Mb (512K x 36/1M x 18) Flow-Through SRAM |
| CY7C1381C-100AI | 18-Mb (512K x 36/1M x 18) Flow-Through SRAM |
| CY7C1383C-133AC | CAP .22UF 50V POLY B SERIES |
| CY7C1383C-133BGC | 18-Mb (512K x 36/1M x 18) Flow-Through SRAM |
| CY7C1381D_07 | 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1383D-100AXC | 功能描述:IC SRAM 18MBIT 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| CY7C1383D-100AXCT | 功能描述:IC SRAM 18MBIT 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1383D-133AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mx18 3.3V COM Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1383D-133AXCKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1383D-133AXCT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mx18 3.3V COM Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。