參數(shù)資料
型號(hào): CY7C1411AV18-250BZXI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture
中文描述: 4M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁(yè)數(shù): 10/28頁(yè)
文件大?。?/td> 1143K
代理商: CY7C1411AV18-250BZXI
CY7C1411AV18
CY7C1426AV18
CY7C1413AV18
CY7C1415AV18
Document Number: 38-05614 Rev. *C
Page 10 of 28
Write Cycle Descriptions
(CY7C1411AV18 and CY7C1413AV18)
[2, 10]
BWS
0
/NWS
0
BWS
1
/NWS
1
L
K
K
Comments
L
L–H
During the Data portion of a Write sequence
:
CY7C1411AV18
both nibbles (D
[7:0]
) are written into the device,
CY7C1413AV18
both bytes (D
[17:0]
) are written into the device.
L-H During the Data portion of a Write sequence
:
CY7C1411AV18
both nibbles (D
[7:0]
) are written into the device,
CY7C1413AV18
both bytes (D
[17:0]
) are written into the device.
During the Data portion of a Write sequence
:
CY7C1411AV18
only the lower nibble (D
[3:0]
) is written into the device. D
[7:4]
will remain
unaltered,
CY7C1413AV18
only the lower byte (D
[8:0]
) is written into the device. D
[17:9]
will remain
unaltered.
L–H During the Data portion of a Write sequence
:
CY7C1411AV18
only the lower nibble (D
[3:0]
) is written into the device. D
[7:4]
will remain
unaltered,
CY7C1413AV18
only the lower byte (D
[8:0]
) is written into the device. D
[17:9]
will remain
unaltered.
During the Data portion of a Write sequence
:
CY7C1411AV18
only the upper nibble (D
[7:4]
) is written into the device. D
[3:0]
will
remain unaltered,
CY7C1413AV18
only the upper byte (D
[17:9]
) is written into the device. D
[8:0]
will remain
unaltered.
L–H During the Data portion of a Write sequence
:
CY7C1411AV18
only the upper nibble (D
[7:4]
) is written into the device. D
[3:0]
will
remain unaltered,
CY7C1413AV18
only the upper byte (D
[17:9]
) is written into the device. D
[8:0]
will remain
unaltered.
No data is written into the devices during this portion of a write operation.
L–H No data is written into the devices during this portion of a write operation.
L
L
L
H
L–H
L
H
H
L
L–H
H
L
H
H
H
H
L–H
Note:
10.Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table. NWS
0
, NWS
1
, BWS
0
, BWS
1
, BWS
2
,
and BWS
3
can be altered on different
portions of a Write cycle, as long as the set-up and hold requirements are achieved.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1413BV18 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture
CY7C1411BV18 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture
CY7C1415BV18 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture
CY7C145 8K x 8 Dual-Port Static RAM(8K x 8 雙端口靜態(tài) RAM)
CY7C144 8K x 9 Dual-Port Static RAM(8K x 9 雙端口靜態(tài) RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1411BV18-250BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mx36 QDR II Burst 4 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1411KV18-250BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36Mb QDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1411KV18-300BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36MB (4Mx8) 1.8v 300MHz QDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1411SC 制造商:Cypress Semiconductor 功能描述:
CY7C1411SV18-250BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 NV靜態(tài)隨機(jī)存取存儲(chǔ)器 250 MHz 1.8V RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray