- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378506 > CY7C1411AV18-278BZC (CYPRESS SEMICONDUCTOR CORP) 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1411AV18-278BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| 中文描述： | 4M X 8 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165 |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 1143K |
| 代理商： | CY7C1411AV18-278BZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CY7C1411AV18
CY7C1426AV18
CY7C1413AV18
CY7C1415AV18
Document Number: 38-05614 Rev. *C
Page 9 of 28
DLL
These chips utilize a Delay Lock Loop (DLL) that is designed
to function between 80 MHz and the specified maximum clock
frequency. During power-up, when the DOFF is tied HIGH, the
DLL gets locked after 1024 cycles of stable clock. The DLL can
also be reset by slowing or stopping the input clock K and K
for a minimum of 30 ns. However, it is not necessary for the
DLL to be specifically reset in order to lock the DLL to the
desired frequency. The DLL will automatically lock 1024 clock
cycles after a stable clock is presented.the DLL may be
disabled by applying ground to the DOFF pin. For information
refer to the application note “DLL Considerations in
QDRII/DDRII/QDRII+/DDRII+”.
Application Example
[1]
Vt = Vddq/2
C C#
D
A
K
C C#
D
A
K
BUS
MASTER
(CPU
or
ASIC)
SRAM #1
SRAM #4
DATA IN
DATA OUT
Address
RPS#
WPS#
BWS#
Source K
Source K#
Delayed K
Delayed K#
R = 50
ohms
R = 250
ohms
R = 250
ohms
R
P
S
#
W
P
S
#
B
W
S
#
R
P
S
#
W
P
S
#
B
W
S
#
Vt
Vt
Vt
R
R
R
ZQ
CQ/CQ#
Q
K#
ZQ
CQ/CQ#
Q
K#
CLKIN/CLKIN#
Truth Table
[2, 3, 4, 5, 6, 7]
Operation
Write Cycle:
Load address on the
rising edge of K;
input write data on
two consecutive K
and K rising edges.
Read Cycle:
Load address on the
rising edge of K; wait
one and a half cycle;
read data on two
consecutive C and C
rising edges.
NOP: No Operation L-H
K
RPS WPS
H
[8]
DQ
DQ
DQ
DQ
L-H
L
[9]
D(A) at K(t + 1)
↑
D(A + 1) at K(t +1)
↑
D(A + 2) at K(t + 2)
↑
D(A + 3) at K(t + 2)
↑
L-H
L
[9]
X
Q(A) at C(t + 1)
↑
Q(A + 1) at C(t + 2)
↑
Q(A + 2) at C(t + 2)
↑
Q(A + 3) at C(t + 3)
↑
H
H
D = X
Q = High-Z
Previous State
D = X
Q = High-Z
Previous State
D = X
Q = High-Z
Previous State
D = X
Q = High-Z
Previous State
Standby: Clock
Stopped
Stopped X
X
Notes:
1. The above application shows four QDR-II being used.
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,
represents rising edge.
3. Device will power-up deselected and the outputs in a tri-state condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A +3 represents the address sequence in the burst.
5. “t” represents the cycle at which a Read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the
“t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line
charging symmetrically.
8. If this signal was LOW to initiate the previous cycle, this signal becomes a “Don’t Care” for this operation.
9. This signal was HIGH on previous K clock rise. Initiating consecutive Read or Write operations on consecutive K clock rises is not permitted. The device will
ignore the second Read or Write request.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1411AV18-278BZI | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1411AV18-278BZXC | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1411AV18-278BZXI | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1411AV18-300BZC | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
| CY7C1411AV18-300BZI | 36-Mbit QDR⑩-II SRAM 4-Word Burst Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1411BV18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mx36 QDR II Burst 4 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1411KV18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36Mb QDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1411KV18-300BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36MB (4Mx8) 1.8v 300MHz QDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1411SC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1411SV18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 NV靜態(tài)隨機(jī)存取存儲(chǔ)器 250 MHz 1.8V RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。