型號(hào): | CY7C335-40DMB |
英文描述: | UV-Erasable/OTP PLD |
中文描述: | UV-Erasable/OTP可編程邏輯器件 |
文件頁(yè)數(shù): | 4/12頁(yè) |
文件大小: | 858K |
代理商: | CY7C335-40DMB |
相關(guān)PDF資料 |
PDF描述 |
---|---|
CY7C335-40HI | UV-Erasable/OTP PLD |
CY7C335-40HMB | UV-Erasable/OTP PLD |
CY7C335-40LMB | UV-Erasable/OTP PLD |
CY7C335-40PI | UV-Erasable/OTP PLD |
CY7C335-40QMB | UV-Erasable/OTP PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
---|---|
CY7C335-66PC | 制造商:Cypress Semiconductor 功能描述:CPLD CY7C330 Family 12 Macro Cells 5V 28-Pin PDIP 制造商:QP Semiconductor 功能描述:CYP 7C335 DIE COMM-PDIP |
CY7C335-83JC | 制造商:Cypress Semiconductor 功能描述:CPLD CY7C330 Family 12 Macro Cells 5V 28-Pin PLCC |
CY7C34125JI | 制造商:Cypress Semiconductor 功能描述: |
CY7C341-25JI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX |
CY7C341-25RC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 3.75K Gates 192 Macro Cells 0.8um Technology 5V 84-Pin Windowed PGA |