- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄223638 > CY7C341B-25HC (CYPRESS SEMICONDUCTOR CORP) UV PLD, 40 ns, CQCC84 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C341B-25HC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | PLD |
| 英文描述： | UV PLD, 40 ns, CQCC84 |
| 封裝： | WINDOWED, LCC-84 |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 339K |
| 代理商： | CY7C341B-25HC |
USE ULTRA37000 FOR
ALL NEW DESIGNS
192-Macrocell MAX EPLD
CY7C341B
Cypress Semiconductor Corporation
3901 North First Street
San Jose
, CA 95134
408-943-2600
Document #: 38-03016 Rev. *C
Revised April 22, 2004
Features
192 macrocells in 12 logic array blocks (LABs)
Eight dedicated inputs, 64 bidirectional I/O pins
Advanced 0.65-micron CMOS technology to increase
performance
Programmable interconnect array
384 expander product terms
Available in 84-pin HLCC, PLCC, and PGA packages
Functional Description
The CY7C341B is an Erasable Programmable Logic Device
(EPLD) in which CMOS EPROM cells are used to configure
logic functions within the device. The MAX architecture is
100% user-configurable, allowing the devices to accom-
modate a variety of independent logic functions.
The 192 macrocells in the CY7C341B are divided into 12 Logic
Array Blocks (LABs), 16 per LAB. There are 384 expander
product terms, 32 per LAB, to be used and shared by the
macrocells within each LAB. Each LAB is interconnected with
a programmable interconnect array, allowing all signals to be
routed throughout the chip.
The speed and density of the CY7C341B allows it to be used
in a wide range of applications, from replacement of large
amounts of 7400-series TTL logic, to complex controllers and
multifunction chips. With greater than 37 times the functionality
of 20-pin PLDs, the CY7C341B allows the replacement of over
75 TTL devices. By replacing large amounts of logic, the
CY7C341B reduces board space, part count, and increases
system reliability.
Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8
macrocells are connected to I/O pins and eight are buried,
while for LABs B, C, D, E, H, I, J, and K, four macrocells are
connected to I/O pins and 12 are buried. Moreover, in addition
to the I/O and buried macrocells, there are 32 single product
term logic expanders in each LAB. Their use greatly enhances
the capability of the macrocells without increasing the number
of product terms in each macrocell.
Selection Guide
7C341B-25
7C341B-35
Unit
Maximum Access Time
25
35
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C341B-25HI | UV PLD, 40 ns, CQCC84 |
| CY7C341B-35HC | UV PLD, 55 ns, CQCC84 |
| CY7C341B-35HI | UV PLD, 55 ns, CQCC84 |
| CY7C343B-30JCT | OT PLD, 30 ns, PQCC44 |
| CY7C343B-30JIT | OT PLD, 30 ns, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C341B-25JC | 功能描述:IC EPLD 192MACROCELL 25NS 84PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - PLD（可編程邏輯器件） 系列:- 標(biāo)準(zhǔn)包裝:46 系列:- 可編程類(lèi)型:PAL FLASH 宏單元數(shù):8 輸入電壓:5V 速度:15ns 安裝類(lèi)型:表面貼裝 封裝/外殼:20-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:20-PLCC（9x9） 包裝:管件 其它名稱(chēng):428-1277 |
| CY7C341B-25RC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 3.75K Gates 192 Macro Cells 50MHz 0.65um Technology 5V 84-Pin Windowed PGA |
| CY7C341B-35JI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX 制造商:QP Semiconductor 功能描述:7C341B CYP DIE 35NS-PLCC |
| CY7C341B-35RI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 3.75K Gates 192 Macro Cells 33.3MHz 0.65um Technology 5V 84-Pin Windowed PGA |
| CY7C342-25HC | 制造商:Cypress Semiconductor 功能描述:CMOS EPLD SMD 7C342 PLCC68 5V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。