型號: | CY7C342B-30RC |
英文描述: | UV-Erasable/OTP Complex PLD |
中文描述: | UV-Erasable/OTP復(fù)雜可編程邏輯器件 |
文件頁數(shù): | 10/12頁 |
文件大?。?/td> | 858K |
代理商: | CY7C342B-30RC |
相關(guān)PDF資料 |
PDF描述 |
---|---|
CY7C342B-30RI | UV-Erasable/OTP Complex PLD |
CY7C343-20HC | UV-Erasable/OTP Complex PLD |
CY7C343-25HC | UV-Erasable/OTP Complex PLD |
CY7C343-25JC | UV-Erasable/OTP Complex PLD |
CY7C343-30JC | UV-Erasable/OTP Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
---|---|
CY7C342B-30RI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 40MHz 0.65um (CMOS) Technology 5V 68-Pin Windowed CPGA 制造商:QP Semiconductor 功能描述:7C342B CYP DIE-PGA |
CY7C342B-35HMB | 制造商:Cypress Semiconductor 功能描述:128-MACROCELL MAX EPLD 制造商:Cypress Semiconductor 功能描述:UV PLD, 75 ns, CQCC68 |
CY7C342B-35JC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 33.3MHz 0.65um Technology 5V 68-Pin PLCC |
CY7C342B-35RMB | 制造商:Cypress Semiconductor 功能描述:128-MACROCELL MAX EPLD |
CY7C343-25JC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 1.25K Gates 64 Macro Cells 0.8um Technology 5V 44-Pin PLCC |