- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223638 > CY7C343B-30JCT (CYPRESS SEMICONDUCTOR CORP) OT PLD, 30 ns, PQCC44 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C343B-30JCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | OT PLD, 30 ns, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 178K |
| 代理商： | CY7C343B-30JCT |
CY7C343B
USE ULTRA37000TM FOR
ALL NEW DESIGNS
Document #: 38-03038 Rev. *B
Page 5 of 11
LOGIC ARRAY
CONTROL DELAY
tLAC
EXPANDER
DELAY
tEXP
CLOCK
DELAY
tIC
tRD
tCOMB
tLATCH
INPUT
DELAY
tIN
PIA
DELAY
tPIA
REGISTER
OUTPUT
DELAY
tOD
tXZ
tZX
LOGIC ARRAY
DELAY
tLAD
FEEDBACK
DELAY
tFD
I/O DELAY
tIO
INPUT/
OUTPUT
INPUT
SYSTEM CLOCK DELAY tICS
tRH
tRSU
tPRE
tCLR
Figure 1. CY7C343B Internal Timing Model
External Synchronous Switching Characteristics Over Operating Range
Parameter
Description
7C343B-25
7C343B-30
7C343B-35
Unit
Min.
Max.
Min.
Max.
Min.
Max.
tPD1
Dedicated Input to Combinatorial Output
Delay[4]
Com’l/Ind
25
30
35
ns
tPD2
I/O Input to Combinatorial Output Delay[4]
Com’l/Ind
40
45
55
ns
tSU
Global clock setup time
Com’l/ Ind
15
20
25
ns
tCO1
Synchronous Clock Input to Output Delay[3] Com’l/Ind
14
16
20
ns
tH
Input Hold Time from Synchronous Clock
Input
Com’l/Ind
0
ns
tWH
Synchronous Clock Input HIGH Time
Com’l/Ind
8
10
12.5
ns
tWL
Synchronous Clock Input LOW Time
Com’l/Ind
8
10
12.5
ns
fMAX
Maximum Register Toggle Frequency[5]
Com’l/Ind
62.5
50
40
MHz
tCNT
Minimum Global Clock Period
Com’l/Ind
20
25
30
ns
tODH
Output Data Hold Time After Clock
Com’l/Ind
2
ns
fCNT
Maximum Internal Global Clock
Frequency[6]
Com’l/Ind
50
40
33.3
MHz
Notes:
4. C1 = 35 pF.
5. The fMAX values represent the highest frequency for pipeline data.
6. This parameter is measured with a 16-bit counter programmed into each LAB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C343B-30JIT | OT PLD, 30 ns, PQCC44 |
| CY7C343B-25JCT | OT PLD, 25 ns, PQCC44 |
| CY7C343B-25JIT | OT PLD, 25 ns, PQCC44 |
| CY7C343B-25JC | OT PLD, 25 ns, PQCC44 |
| CY7C343B-25JI | OT PLD, 25 ns, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C343B-35JI | 制造商:QP Semiconductor 功能描述: |
| CY7C344-15JC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C344-15PC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 600 Gates 32 Macro Cells 0.8um Technology 5V 28-Pin PDIP |
| CY7C344-20JC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 600 Gates 32 Macro Cells 0.8um Technology 5V 28-Pin PLCC |
| CY7C344-20JI | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 600 Gates 32 Macro Cells 0.8um (CMOS) Technology 5V 28-Pin PLCC 制造商:Cypress Semiconductor 功能描述:Simple EPLD, Programmable Array Logic, 28 Pin, Plastic, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。