- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358698 > CY7C43686AV-10AI (CYPRESS SEMICONDUCTOR CORP) 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO PDF資料下載
參數(shù)資料
| 型號： | CY7C43686AV-10AI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| 中文描述： | 16K X 36 BI-DIRECTIONAL FIFO, 8 ns, PQFP128 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-128 |
| 文件頁數(shù)： | 13/40頁 |
| 文件大小： | 644K |
| 代理商： | CY7C43686AV-10AI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 13 of 40
Table 1. Flag Programming
Table 3. Port B Enable Function
SPM
H
H
H
H
H
H
H
L
L
L
L
FS1/SEN
H
H
H
H
L
L
L
H
H
L
L
FS0/SD
H
H
L
L
H
H
L
L
H
H
L
MRS1
↑
X
↑
X
↑
X
↑
↑
↑
↑
↑
MRS2
X
↑
X
↑
X
↑
↑
↑
↑
↑
↑
X1 and Y1 Registers
[1]
64
X
16
X
8
X
Parallel programming via Port A
Serial programming via SD
Reserved
Reserved
Reserved
X2 and Y2 Registers
[2]
X
64
X
16
X
8
Parallel programming via Port A
Serial programming via SD
Reserved
Reserved
Reserved
Table 2. Port A Enable Function
CSA
H
L
L
L
L
L
L
L
W/RA
X
H
H
H
L
L
L
L
ENA
X
L
H
H
L
H
L
H
MBA
X
X
L
H
L
L
H
H
CLKA
X
X
↑
↑
X
↑
X
↑
A
0
–
35
Port Function
None
None
FIFO1 Write
Mail1 Write
None
FIFO2 Read
None
In high-impedance state
In high-impedance state
In high-impedance state
In high-impedance state
Active, FIFO2 output register
Active, FIFO2 output register
Active, Mail2 register
Active, Mail2 register
Mail2 Read (set MBF2 HIGH)
CSB
H
L
L
L
L
RENB
X
H
H
H
H
MBB
X
L
L
H
H
CLKB
X
X
↑
X
↑
B
0
–
17
Port Function
None
None
FIFO1 Read
None
In high-impedance state
Active, FIFO1 output register
Active, FIFO1 output register
Active, Mail1 register
Active, Mail1 register
Mail1 Read (set MBF1 HIGH)
Table 4. Port C Enable Function
WENC
H
H
L
L
MBC
L
H
L
H
CLKC
↑
↑
X
X
C
0
–
17
Port Function
FIFO2 Write
Mail2 Write
None
None
In high-impedance state
In high-impedance state
In high-impedance state
Active, Mail1 register
Notes:
1.
2.
X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
X2 register holds the offset for AEA; Y2 register holds the offset for AFC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C43686AV-10AC | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| CY7M194-10DC | x4 SRAM Module |
| CY7M194-12DC | x4 SRAM Module |
| CY7M199-20DMB | x8 SRAM Module |
| CY7M199-15DMB | x8 SRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43686AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Triple Depth/Width Tri-Bus 16K x 36/16K x 18 x 2 128-Pin TQFP |
| CY7C439-40DMB | 制造商:Cypress Semiconductor 功能描述: |
| CY7C441-14JC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Width Uni-Dir 512 x 9 32-Pin PLCC |
| CY7C441-30JC | 制造商:Cypress Semiconductor 功能描述:FIFO, 512 x 9, Synchronous, 32 Pin, Plastic, PLCC |
| CY7C441-30JI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。