- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378517 > CYW305OXCT (CYPRESS SEMICONDUCTOR CORP) Frequency Controller with System Recovery for Intel Integrated Core Logic PDF資料下載
參數(shù)資料
| 型號： | CYW305OXCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Frequency Controller with System Recovery for Intel Integrated Core Logic |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, LEAD FREE, SSOP-56 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 247K |
| 代理商： | CYW305OXCT |
W305B
Document #: 38-07262 Rev. *B
Page 5 of 21
Serial Data Interface
The W305B features a two-pin, serial data interface that can
be used to configure internal register settings that control
particular device functions.
Data Protocol
The clock driver serial protocol supports byte/word write,
byte/word read, block write and block read operations from the
controller. For block write/read operation, the bytes must be
accessed in sequential order from lowest to highest byte with
the ability to stop after any complete byte has been trans-
ferred. For byte/word write and byte read operations, system
controller can access individual indexed byte. The offset of the
indexed byte is encoded in the command code.
The definition for the command code is given in
Table 1.
CPU 133-MHz
SDRAM 133MHz
3V66 66-MHz
PCI 33-MHz
REF 14.318-MHz
USB 48-MHz
DOT 48-MHz
APIC 16.6-MHz
Cycle Repeat
0 ns 10 ns 20 ns 30 ns 40 ns
Figure 5. Group Offset Waveform (133-MHz CPU/133-MHz SDRAM)
Table 1. Command Code Definition
Bit
Descriptions
7
0 = Block read or block write operation
1 = Byte/Word read or byte/word write operation
6:0
Byte offset for byte/word read or write operation. For block read or write operations, these bits
need to be set at ‘0000000’.
Table 2. Block Read and Block Write Protocol
Block Write Protocol
Block Read Protocol
Bit
1
2:8
9
10
11:18
Description
Bit
1
2:8
9
10
11:18
Description
Start
Slave address – 7 bit
Write
Acknowledge from slave
Command Code – 8 bit
‘00000000’ stands for block operation
Acknowledge from slave
Byte Count – 8 bits
Acknowledge from slave
Data byte 0 – 8 bits
Acknowledge from slave
Data byte 1 – 8 bits
Acknowledge from slave
Data Byte N/Slave Acknowledge...
Start
Slave address – 7 bit
Write
Acknowledge from slave
Command Code – 8 bit
‘00000000’ stands for block operation
Acknowledge from slave
Repeat start
Slave address – 7 bits
Read
Acknowledge from slave
Byte count from slave – 8 bits
Acknowledge
Data byte from slave – 8 bits
19
19
20
20:27
28
29:36
37
38:45
46
...
21:27
28
29
30:37
38
39:46
相關PDF資料 |
PDF描述 |
|---|---|
| CYWUSB6935 | WirelessUSB LR 2.4-GHz DSSS Radio SoC(WirelessUSB LR 2.4-GHz DSSS無線SoC) |
| CZA1414P | Video Switch Compatible With IIC Bus(IIC總線控制的視頻轉換芯片) |
| D-BY228G | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free TQFP; Pins: 144; Temperature: AUTO; LUTs (k): 8 |
| D-BYW36 | Fast Silicon Rectifiers Schnelle Si-Gleichrichter |
| D-BYW38 | Fast Silicon Rectifiers Schnelle Si-Gleichrichter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CYW311OXC | 功能描述:時鐘發(fā)生器及支持產品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CYW311OXCT | 功能描述:時鐘發(fā)生器及支持產品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CYW312OXC | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CYW312OXCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CYW320OXC-3 | 功能描述:時鐘合成器/抖動清除器 Legacy, W320-03 datasheet RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。