參數(shù)資料
型號: DAC8420
廠商: Analog Devices, Inc.
英文描述: Quad 12-Bit Serial Voltage Output DAC(電壓輸出四路12位串行D/A轉(zhuǎn)換器)
中文描述: 四路12位串行電壓輸出DAC(電壓輸出四路12位串行的D / A轉(zhuǎn)換器)
文件頁數(shù): 6/16頁
文件大?。?/td> 596K
代理商: DAC8420
DAC8420
REV. 0
–6–
PIN CONFIGURATIONS
PIN FUNCTION DESCRIPTION
Power Supplies
VDD: Positive Supply, +5 V to +15 V.
VSS: Negative Supply, 0 V to –15 V.
GND: Digital Ground.
CLK: System Serial Data Clock Input, TTL/CMOS levels. Data presented to the input SDI is shifted into
the internal serial-parallel input register on the rising edge of clock. This input is logically ORed with
CS
.
(All are CMOS/TTL compatible.)
CLR
: Asynchronous Clear, active low. Sets internal data registers A-D to zero or midscale, depending on cur-
rent state of CLSEL. The data in the serial input shift register is unaffected by this control.
CLSEL: Determines action of
CLR
. If HIGH, a Clear command will set the internal DAC registers A-D to
midscale (800
H
). If LOW, the registers are set to zero (000
H
).
CS
: Device Chip Select, active low. This input is logically ORed with the clock and disables the serial data
register input when HIGH. When LOW, data input clocking is enabled, see the Control Function Table.
LD
: Asynchronous DAC Register Load Control, active low. The data currently contained in the serial input
shift register is shifted out to the DAC data registers on the falling edge of
LD
, independent of
CS
. Input data
must remain stable while
LD
is LOW.
(All are CMOS/TTL compatible.)
SDI: Serial Data Input. Data presented to this pin is loaded into the internal serial-parallel shift register, which
shifts data in beginning with DAC address Bit A1. This input is ignored when
CS
is HIGH.
The format of the 16-bit serial word is:
(FIRST)
Clock
Control Inputs
Data Input
(LAST)
B0
A1
—Address Word—
B1
A0
B2
NC
B3
NC
B4
D11
B5
D10
B6
D9
—DAC Data Word—
B7
D8
B8
D7
B9
D6
B10
D5
B11
D4
B12
D3
B13
D2
(LSB)
B14
D1
B15
D0
(MSB)
NC = Don’t Care.
Reference Inputs
VREFHI: Upper DAC ladder reference voltage input. Allowable range is (V
DD
– 2.5 V) to (V
VREFLO
+2.5 V).
VREFLO: Lower DAC ladder reference voltage input, equal to zero scale output. Allowable range is V
SS
to
(V
VREFHI
– 2.5 V).
VOUTA through VOUTD: Four buffered DAC voltage outputs.
Analog Outputs
DIP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
TOP VIEW
(Not to Scale)
DAC8420
VDD
VOUTD
VOUTC
VREFLO
VREFHI
VOUTB
VOUTA
VSS
CLSEL
NC
CLK
SDI
GND
CLR
LD
CS
NC = NO CONNECT
SOL
1
2
3
4
8
7
6
5
(Not to Scale)
DAC-8420
DAC-8420
9
16
15
14
13
12
11
10
NC = NO CONNECT
VDD
VOUTD
VOUTC
VREFLO
VREFHI
VOUTB
VOUTA
VSS
CLSEL
NC
CLK
SDI
GND
CLR
LD
CS
TOP VIEW
相關(guān)PDF資料
PDF描述
DAC8426AR Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10 V Reference
DAC8426BR Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10 V Reference
DAC8426EP Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10 V Reference
DAC8426ER Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10 V Reference
DAC8426FP Quad 8-Bit Voltage Out CMOS DAC Complete with Internal 10 V Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC8420_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit Serial Voltage Output DAC
DAC8420EP 功能描述:IC DAC 12BIT QUAD SRL-OUT 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
DAC8420EPZ 功能描述:IC DAC 12BIT QUAD SRL-OUT 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
DAC8420EPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad 12-Bit Serial Voltage Output DAC
DAC8420EQ 制造商:Rochester Electronics LLC 功能描述:QUAD VOLT-OUTPUT 12-BIT - Bulk