- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376564 > DAC8512FP (ANALOG DEVICES INC) % V, Serial Input Complete 12-Bit DAC PDF資料下載
參數(shù)資料
| 型號： | DAC8512FP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | % V, Serial Input Complete 12-Bit DAC |
| 中文描述： | SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDIP8 |
| 封裝： | MINI, PLASTIC, DIP-8 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 757K |
| 代理商： | DAC8512FP |
DAC8512
–14–
REV. A
COUNTER
CLK
Q
D
Q
C
Q
B
Q
A
LOAD
(X)
DAC8512
CLK (Y)
DAC8512 CLK = LOAD
·
SCLK
LOAD = Q
C
·
Q
D
LOAD DAC
Figure 36. Opto-lsolated Two-Wire Serial Interface Timing Diagram
The timing diagram of Figure 36 can be used to understand the
operation of the circuit. Only two opto-couplers are used in the
circuit; one for SCLK and one for SDI. The 74HC161 counter
in incremented on every rising edge of the clock. Additionally,
the data is loaded into the DAC8512 on the falling edge of the
clock by inverting the serial clock using gate “Y.” The timing
diagram shows that after the twelfth bit has been clocked the
output of the counter is binary 1011. On the very next rising
clock edge, the output of the counter changes to binary 1100
upon which the output of gate “X” goes LOW to generate the
LD
pulse. The
LD
signal is connected to both the DAC’s
LD
and the counter’s LOAD pins to prevent the thirteenth rising
clock edge from advancing the DAC’s internal shift register.
This prevents false loading of data into the DAC8512. Inverting
the DAC’s serial clock allows sufficient time from the CLK edge
to the
LD
edge, and from the
LD
edge to the next clock pulse
all of which satisfies the timing requirements for loading the
DAC8512.
After loading one address of the DAC, the entire process can re-
peated to load another address. If the loading is complete, then
the clock must stop after the thirteenth pulse of the final load.
The DAC’s clock input will be pulled high and the counter reset
to zero. As was shown in Figure 35, both the 74HC161’s and
the DAC8512’s
CLR
pins are connected to a simple R-C timing
circuit that resets both ICs when the power in turned on. The
circuit’s time constant should be set longer than the power sup-
ply turn-on time and, in this circuit, is set to 10 ms, which
should be adequate for most systems. This same two-wire inter-
face can be used for other three-wire serial input DACs.
Decoding Multiple DAC8512s
The
CS
function of the DAC8512 can be used in applications
to decode a number of DACs. In this application, all DACs re-
ceive the same input data; however, only one of the DAC’s
CS
input is asserted to transfer its serial input register contents into
the destination DAC register. In this circuit, shown in Figure 37,
the
CS
timing is generated by a 74HC139 decoder and should
follow the DAC8512’s standard timing requirements. To pre-
vent timing errors, the 74HC139 should not be activated by its
V
OUT3
DAC8512
#3
V
OUT2
DAC8512
#2
V
OUT1
DAC8512
#1
8
4
5
2
3
6
V
CC
1G
1A
1B
2G
2A
2B
GND
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
12
1k
+5V
16
1
2
3
15
14
13
8
11
10
9
7
6
5
4
NC
NC
NC
NC
+5V
ENABLE
ACODED
C1
0.1
μ
F
74HC139
V
OUT4
DAC8512
#4
+5V
R1
1k
SCLK
SDI
LD
8
4
5
2
3
6
8
4
5
2
3
6
8
4
5
2
3
6
Figure 37. Decoding Multiple DAC8512s Using the
CS
Pin
ENABLE input while the coded address inputs are changing. A
simple timing circuit, R1 and C1, connected to the DACs’
CLR
pins resets all DAC outputs to zero during power-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC8512FS | % V, Serial Input Complete 12-Bit DAC |
| DAC8512GBC | % V, Serial Input Complete 12-Bit DAC |
| DAC8516 | AES / EBU to Analog Audio Converter |
| DAC8531EVM | DAC8531 Evaluation Module(DAC8531評估板) |
| DAC8532 | Dual Channel, Low Power, 16-Bit, Serial Input DIGITAL-TO-ANALOG CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC8512FPZ | 功能描述:IC DAC 12BIT 5V COMPLETE 8-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| DAC8512FS | 功能描述:IC DAC 12BIT 5V COMPLETE 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| DAC8512FS-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 12-bit 8-Pin SOIC N T/R |
| DAC8512FS-REEL7 | 功能描述:IC DAC 12BIT SRL LP 5V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| DAC8512FSZ | 功能描述:IC DAC 12BIT 5V COMPLETE 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。