- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295418 > DAC8830IBDG4 (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | DAC8830IBDG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, SOIC-8 |
| 文件頁數(shù)： | 8/29頁 |
| 文件大小： | 687K |
| 代理商： | DAC8830IBDG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
www.ti.com
POWER-ON RESET
Serial Interface
SLAS449D – FEBRUARY 2005 – REVISED SEPTEMBER 2007
Both devices have a power-on reset function to ensure the output is at a known state upon power-up. In the
DAC8830 and DAC8831, at power-up, the DAC latch and Input Registers contain all 0s until new data are loaded
from the input serial shift register. Therefore, after power-up, the output from pin VOUT of the DAC8830 is 0 V.
The output from pin VOUT of the DAC8831 is 0 V in unipolar mode and –VREF in bipolar mode.
However, the serial register of the DAC8830 and DAC8831 is not cleared on power-up, so its contents are
undefined. When loading data initially to the device, 16 bits or more should be loaded to prevent erroneous data
appearing on the output. If more than 16 bits are loaded, the last 16 are kept; if less than 16 are loaded, bits will
remain from the previous word. If the device must be interfaced with data shorter than 16 bits, the data should be
padded with 0s at the LSBs.
The digital interface is a standard 3-wire connection compatible with SPI, QSPI, Microwire, and TI DSP
interfaces, which can operate at speeds up to 50 M-bits/sec. The data transfer is framed by CS, the chip select
signal. The DAC works as a bus slave. The bus master generates the synchronize clock, SCLK, and initiates the
transmission. When CS is high, the DAC is not accessed, and the clock SCLK and serial input data SDI are
ignored. The bus master accesses the DAC by driving pin CS low. Immediately following the high-to-low
transition of CS, the serial input data on pin SDI is shifted out from the bus master synchronously on the falling
edge of SCLK, and latched on the rising edge of SCLK into the input shift register, MSB first. The low-to-high
transition of CS transfers the contents of the input shift register to the input register. All data registers are 16-bit.
It takes 16 clocks of SCLK to transfer one data word to the parts. To complete a whole data word, CS must go
high immediately after 16 SCLKs are clocked in. If more than 16 SCLKs are applied during the low state of CS,
the last 16 bits are transferred to the input register on the rising edge of CS. However, if CS is not kept low
during the entire 16 SCLK cycles, data is corrupted. In this case, reload the DAC with a new 16-bit word.
In the DAC8830, the contents of the input register are transferred into the DAC latch immediately when the input
register is loaded, and the DAC output is updated at the same time.
The DAC8831 has an LDAC pin allowing the DAC latch to be updated asynchronously by bringing LDAC low
after CS goes high. In this case, LDAC must be maintained high while CS is low. If LDAC is tied permanently
low, the DAC latch is updated immediately after the input register is loaded (caused by the low-to-high transition
of CS).
16
Copyright 2005–2007, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC8830IBD | SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| DAC8831IRGYTG4 | SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PQCC14 |
| DAC902U | PARALLEL, WORD INPUT LOADING, 0.03 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| DAC908E/2K5 | PARALLEL, 8 BITS INPUT LOADING, 0.03 us SETTLING TIME, 8-BIT DAC, PDSO28 |
| DAC908U/1K | PARALLEL, 8 BITS INPUT LOADING, 0.03 us SETTLING TIME, 8-BIT DAC, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC8830IBDR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit Ultra-Lo Pwr Vltg Output Cnvtr RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC8830IBDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit Ultra-Lo Pwr Vltg Output Cnvtr RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC8830IBDT | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit Ultra-Lo Pwr Vltg Output Cnvtr RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC8830IBDTG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit Ultra-Lo Pwr Vltg Output Cnvtr RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC8830ICD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit Voltage Out Digital DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。