- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17103 > DC1684A-A (Linear Technology)BOARD DAC LTC2758 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC1684A-A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 7/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DAC LTC2758 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC1684A Design File DC1684A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™, SoftSpan™ |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 設(shè)置時(shí)間： | 2.1µs |
| DAC 型： | 電流 |
| 工作溫度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2758 |
| 相關(guān)產(chǎn)品： | LTC2758AILX#PBF-ND - IC DAC 18BIT SPI/SRL 48-LQFP LTC2758BILX#PBF-ND - IC DAC 18BIT SPI/SRL 48-LQFP LTC2758BCLX#PBF-ND - IC DAC 18BIT SPI/SRL 48-LQFP LTC2758ACLX#PBF-ND - IC DAC 18BIT SPI/SRL 48-LQFP DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
LTC2758
15
2758fa
For more information www.linear.com/LTC2758
System Offset and Reference Adjustments
Many systems require compensation for overall system
offset. This may be an order of magnitude or more greater
than the offset of the LTC2758, which is so low as to be
dominated by external output amplifier errors even when
using the most precise op amps.
The offset adjust pins VOSADJX can be used to null unipolar
offset or bipolar zero error. The offset change expressed
in LSB is the same for any output range:
VOS LSB
[ ]= –V(VOSADJX)
V(RINX)
2048
A 5V control voltage applied to VOSADJX produces VOS =
–2048 LSB in any output range, assuming a 5V reference
voltage at RINX.
In voltage terms, the offset delta is attenuated by a factor
of 32, 64 or 128, depending on the output range. (These
functions hold regardless of reference voltage.)
VOS = –(1/128)VOSADJX
[0V to 5V, ±2.5V spans]
VOS = –(1/64)VOSADJX
[0V to 10V, ±5V, –2.5V to
7.5V spans]
VOS = –(1/32)VOSADJX
[±10V span]
The gain error adjust pins GEADJX can be used to null
gain error or to compensate for reference errors. The
gain error change expressed in LSB is the same for any
output range:
GE =
V(GEADJX)
V(RINX)
2048
The gain-error delta is non-inverting for positive reference
voltages.
Note that this pin compensates the gain by altering the
inverted reference voltage V(REFX). In voltage terms, the
V(REFX) delta is inverted and attenuated by a factor of
128.
V(REFX) = –(1/128)GEADJX
The nominal input range of these pins is ±5V; other volt-
ages of up to ±15V may be used if needed. However, do
OPERATION
not use voltages divided down from power supplies; ref-
erence-quality, low-noise inputs are required to maintain
the best DAC performance.
The VOSADJX pins have an input impedance of 1.28MΩ.
These pins should be driven with a Thevenin-equivalent
impedance of 10k or less to preserve the settling perfor-
mance of the LTC2758. They should be shorted to GND
if not used.
The GEADJX pins have an input impedance of 2.56MΩ, and
are intended for use with fixed reference voltages only.
They should be shorted to GND if not used.
Power-On Reset and Clear
When power is first applied to the LTC2758, all DACs
power-up in unipolar 5V mode (S3 S2 S1 S0 = 0000). All
internal DAC registers are reset to 0 and the DAC outputs
initialize to zero volts.
If the part is configured for manual span operation, all
DACs will be set into the pin-strapped range at the first
Update command. This allows the user to simultaneously
update span and code for a smooth voltage transition into
the chosen output range.
When the CLR pin is taken low, a system clear results.
The DAC buffers are reset to 0 and the DAC outputs are
all reset to zero volts. The Input buffers are left intact, so
that any subsequent Update command (including the use
of LDAC) restores the addressed DACs to their respective
previous states.
If CLR is asserted during an instruction, i.e., when CS/LD
is low, the instruction is aborted. Integrity of the relevant
Input buffers is not guaranteed under these conditions,
therefore the contents should be checked using readback
or replaced.
The RFLAG pin is used as a flag to notify the system of a
loss of data integrity. The RFLAG output is asserted low
at power-up, system clear, or if the supply VDD dips below
approximately2V;andstaysasserteduntilanyvalidUpdate
command is executed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J14-EZ | CONVERTER MOD DC/DC 48V 25W |
| VE-JW1-EZ | CONVERTER MOD DC/DC 12V 25W |
| AT-S-26-6/6/W-14-OE-R | MOD CORD SGL-ENDED 6-6 WHITE 14' |
| VE-J1X-EZ | CONVERTER MOD DC/DC 5.2V 25W |
| AT-S-26-6/6/S-14-OE-R | MOD CORD SGL-END 6-6 SILVER 14' |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1684A-B | 功能描述:BOARD DAC LTC2752 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™, SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC1687A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC3115 BUCK-BOOST CONVERTER, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC3115, Kit Application Type:Power Management - Voltage Regulator, Application Sub Type:Synchronous Buck-Boost Converter , RoHS Compliant: NA |
| DC1691A01XY_D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DC1691A01XY-D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DC1692C17XX_D4X WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。