參數(shù)資料
型號(hào)： DC845A
廠商： Linear Technology
文件頁(yè)數(shù)： 9/28頁(yè)
文件大?。?/td> 0K
描述： BOARD DELTA SIGMA ADC LTC2448
軟件下載： QuikEval System
設(shè)計(jì)資源： DC845A Design File
DC845A Schematic
標(biāo)準(zhǔn)包裝： 1
系列： QuikEval™
ADC 的數(shù)量： 1
位數(shù)： 24
采樣率（每秒）： 8k
數(shù)據(jù)接口： MICROWIRE?，串行，SPI?
已用 IC / 零件： LTC2448
已供物品： 板
相關(guān)產(chǎn)品： LTC2448IUHF#PBF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448CUHF#PBF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448IUHF#TRPBF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448CUHF#TRPBF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448CUHF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448IUHF-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448CUHF#TR-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2448IUHF#TR-ND - IC ADC 24BIT HI SPEED 38QFN
LTC2444/LTC2445/
LTC2448/LTC2449
17
2444589fb
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status on the SDO pin.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the fifth falling edge and the
32nd falling edge of SCK, see Figure 5. On the rising edge
of CS, the device aborts the data output state and imme-
diately initiates a new conversion. Thirteen serial input
data bits are required in order to properly program the
speed/resolution and input channel. If the data output
APPLICATIO S I FOR ATIO
WU
U
Figure 5. External Serial Clock, Reduced Output Data Length
CS
SCK
(EXTERNAL)
SDI
SDO
BUSY
12345
6
15
MSB
BIT 28 BIT 27 BIT 26 BIT 25
SIG
BIT 29
“0”
BIT 30
EOC
Hi-Z
BIT 31
2444 F06
CONVERSION
SLEEP
DATA OUTPUT
CONVERSION
TEST EOC
DON'T CARE
VCC
FO
REF+
REF–
CH0
CH7
CH8
CH15
COM
SCK
SDI
SDO
CS
GND
28
35
29
30
8
15
16
23
7
38
37
1,4,5,6,31,32,33,39
36
34
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUTS
2
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
1
F
4.5V TO 5.5V
LTC2448
4-WIRE
SPI INTERFACE
BUSY
DON'T CARE
sequence is aborted prior to the 13th rising edge of SCK,
the new input data is ignored, and the previously selected
speed/resolution and channel are used for the next con-
version cycle. This is useful for systems not requiring all
32 bits of output data, aborting an invalid conversion
cycle or synchronizing the start of a conversion. If a new
channel is being programmed, the rising edge of CS must
come after the 14th falling edge of SCK in order to store
the data input sequence.
相關(guān)PDF資料
PDF描述
0210490277 CABLE JUMPER 1.25MM .030M 22POS
RBM08DCBS-S189 CONN EDGECARD 16POS R/A .156 SLD
0210391080 CABLE JUMPER 1MM .102M 37POS
DC682A BOARD SAR ADC LTC1859
EBM12DTBT-S189 CONN EDGECARD 24POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC846A 功能描述:BOARD DELTA SIGMA ADC LTC2447 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
DC847A 功能描述:BOARD DELTA SIGMA ADC LTC2446 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
DC850 制造商:Molex 功能描述:
DC852A 功能描述:BOARD DEMO FOR LTC4354 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
DC8550 制造商:DCCOM 制造商全稱:Dc Components 功能描述:TECHNICAL SPECIFICATIONS OF PNP EPITAXIAL PLANAR TRANSISTOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*