- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC873A (Linear Technology)BOARD SAR ADC LTC1867L PDF資料下載
參數(shù)資料
| 型號： | DC873A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 5/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD SAR ADC LTC1867L |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC873A Schematic DC873A Design Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 175k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC1867L |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC1867ACGN#PBF-ND - IC ADC 16BIT 8CH 200KSPS 16SSOP LTC1867LIGN#PBF-ND - IC ADC 16BIT 8CH 175KSPS 16SSOP LTC1867IGN#PBF-ND - IC ADC 16BIT 8CH 200KSPS 16SSOP LTC1867LACGN#PBF-ND - IC ADC 16BIT 8CH 175KSPS 16SSOP LTC1867CGN#PBF-ND - IC ADC 16BIT 8CH 200KSPS 16SSOP LTC1867IGN#TRPBF-ND - IC ADC 16BIT 8CH 200KSPS 16SSOP LTC1867AIGN#PBF-ND - IC ADC 16BIT 8CH 200KSPS 16SSOP LTC1867LAIGN#PBF-ND - IC ADC 16BIT 8CH 175KSPS 16SSOP LTC1867LCGN#PBF-ND - IC ADC 16BIT 8CH 175KSPS 16SSOP LTC1867LACGN#TRPBF-ND - IC ADC 16BIT 8CH 175KSPS 16SSOP 更多... |
LTC1863/LTC1867
13
18637fa
APPLICATIONS INFORMATION
If the CS/CONV returns low during a bit decision, it can
create a small error. For best performance ensure that the
CS/CONV returns low either within 100ns after the conver-
sion starts (i.e. before the rst bit decision) or after the
conversion ends. If CS/CONV is low when the conversion
ends, the MSB bit will appear on SDO at the end of the
conversion and the ADC will remain powered up.
Sleep Mode
If the SLP = 1 is selected in the input word, the ADC
will enter SLEEP mode and draw only leakage current
(provided that all the digital inputs stay at GND or VDD).
After release from the SLEEP mode, the ADC need 60ms
to wake up (2.2μF/10μF bypass capacitors on VREF/
REFCOMP pins).
Broad Layout and Bypassing
To obtain the best performance, a printed circuit board
with a ground plane is required. Layout for the printed
circuit board should ensure digital and analog signal lines
are separated as much as possible. In particular, care
should be taken not to run any digital signal alongside
an analog signal.
All analog inputs should be screened by GND. VREF,
REFCOMP and VDD should be bypassed to this ground
plane as close to the pin as possible; the low impedance
of the common return for these bypass capacitors is es-
sential to the low noise operation of the ADC. The width
for these tracks should be as wide as possible.
Timing and Control
Conversion start is controlled by the CS/CONV digital in-
put. The rising edge transition of the CS/CONV will start a
conversion. Once initiated, it cannot be restarted until the
conversion is complete. Figures 6 and 7 show the timing
diagrams for two types of CS/CONV pulses.
Example 1 (Figure 6) shows the LTC1863/LTC1867 operat-
ing in automatic nap mode with CS/CONV signal staying
HIGH after the conversion. Automatic nap mode provides
power reduction at reduced sample rate. The ADCs can also
operate with the CS/CONV signal returning LOW before
the conversion ends. In this mode (Example 2, Figure 7),
the ADCs remain powered up.
For best performance, it is recommended to keep SCK, SDI,
and SDO at a constant logic high or low during acquisition
and conversion, even though these signals may be ignored
by the serial interface (DON’T CARE). Communication
with other devices on the bus should not coincide with
the conversion period (tCONV).
Figures 8 and 9 are the transfer characteristics for the
bipolar and unipolar mode.
S0
SD
0S
S1
COM UNI
SLP
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
1/fSCK
tACQ
CS/CONV
SCK
SDI
SDO
(LTC1863)
Hi-Z
D12
D15
D14
D13
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Hi-Z
123456789
10
11
12
13
14
15
16
1867 F06
DON'T CARE
NOT NEEDED FOR LTC1863
tCONV
NAP MODE
SDO
(LTC1867)
MSB
DON'T CARE
Figure 6. Example 1, CS/CONV Starts a Conversion and Remains HIGH Until Next Data Transfer. With CS/CONV Remaining HIGH After
the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DEMO9S08SH32 | DEMO BOARD FOR MC9S08SH32 |
| ASC07DRTS | CONN EDGECARD 14POS .100 DIP SLD |
| ASC07DRES | CONN EDGECARD 14POS .100 EYELET |
| VI-BWR-EY | CONVERTER MOD DC/DC 7.5V 50W |
| RCM15DCAD-S189 | CONN EDGECARD 30POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC874A | 制造商:Linear Technology 功能描述:DEMO BOARD FOR LTC4215 |
| DC878A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC3458LEDE STEP UP CONV, Silicon Manufacturer:Linear Technology, Si |
| DC88-12DC-210 | 制造商:Curtis Instruments 功能描述: |
| DC-88-2 | 制造商:FLORIDA MISC. 功能描述: 制造商:Florida Misc. 功能描述: |
| DC887A | 功能描述:BOARD SAR ADC LTC1408 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval-II™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。