- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11264 > DG534ADN-E3 (Vishay Siliconix)IC AMP/VIDEO/MUX LP 4/8CH 20PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | DG534ADN-E3 |
| 廠商： | Vishay Siliconix |
| 文件頁數(shù)： | 8/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP/VIDEO/MUX LP 4/8CH 20PLCC |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 功能： | 視頻多路復(fù)用器 |
| 電路： | 2 x 2:1 |
| 導(dǎo)通狀態(tài)電阻： | 90 歐姆 |
| 電壓電源： | 單/雙電源 |
| 電壓 - 電源，單路/雙路(±)： | 10 V ~ 18 V，±10 V ~ 15 V |
| 電流 - 電源： | 600µA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 20-PLCC（9x9） |
| 包裝： | 管件 |
DG534A/538A
Vishay Siliconix
www.vishay.com
16
Document Number: 70069
S-05734—Rev. G, 29-Jan-02
APPLICATIONS (CONT'D)
A typical switching threshold versus VL is shown in Figure 15.
These devices feature an address readback (Tally) facility,
whereby the last address written to the device may be output
to the system. This allows improved status monitoring and
hand shaking without additional external components.
This function is controlled by the I/O pin, which directly
addresses the tri-state buffers connected to the EN and
address pins. EN and address pins can be assigned to accept
data (when I/O = 0; WR = 0; RS = 1), or output data (when I/O =
1; WR = 1; RS = 1), or to reflect a high impedance and latched
state (when I/O = 0; WR = 1; RS = 1).
When I/O is high, the address output can sink or source
current. Note that VL is the logic high output condition. This
point must be respected if VL is varied for input logic threshold
shifting.
Further control pins facilitate easy microprocessor interface.
On chip address, data latches are activated by WR, which
serves as a strobe type function eliminating the need for
peripheral latch or memory I/O port devices. Also, for ease of
interface, a direct reset function (RS) allows all latches to be
cleared and switches opened. Reset should be used during
power up, etc., to avoid spurious switch action. See Figure 16.
Channel address data can only be entered during WR low,
when the address latches are transparent and I/O is low.
Similarly, address readback is only operational when WR and
I/O are high.
The Siliconix CLC410 Video amplifier is recommended as an
output buffer to reduce insertion loss and to drive coaxial
cables. For low power video routing applications or for unity
gain input buffers CLC111/CLC114 are recommended.
8
7
6
5
4
3
2
1
0
2468
10
12
14
16
18
Vth
(V)
VL (V)
FIGURE 15.
Switching Threshold Voltage vs. VL
Reset
Address
Decoder
WR
Video
Bus
Data
Bus
Address Bus
Data Bus
I/O
75
W
75
W
75
W
75
W
CLC410
AV = 2
CLC410
DG534A
FIGURE 16.
DG534A in a Video Matrix
WR
EN
RS
SA1
SB2
A0, A1
DA
DB
EN
WR
RS
SA1
SB2
A0, A1
DA
DB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RPE5C1H562J2P1C03B | CAP CER 5600PF 50V 5% RADIAL |
| RPE5C1H472J2P1C03B | CAP CER 4700PF 50V 5% RADIAL |
| DG458DJ-E3 | IC MUX ANALOG SINGLE 8CH 16DIP |
| DG507BEQ-T1-GE3 | IC MUX ANA DUAL 16/8CH 28TSSOP |
| RPER72A104K3S1C07A | CAP CER 0.1UF 100V 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DG534AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Channel Analog Multiplexer |
| DG534AP/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Channel Analog Multiplexer |
| DG534DJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Channel Analog Multiplexer |
| DG534DN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Channel Analog Multiplexer |
| DG535 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:16-Channel Wideband Video Multiplexers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
