- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376721 > DJCE6353882077 (INTEL CORP) Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) PDF資料下載
參數(shù)資料
| 型號： | DJCE6353882077 |
| 廠商： | INTEL CORP |
| 元件分類： | 接收器 |
| 英文描述： | Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) |
| 中文描述： | VIDEO DISCRIMINATOR, QFP64 |
| 封裝： | LQFP-64 |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 322K |
| 代理商： | DJCE6353882077 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁
CE6353
Data Sheet
25
Intel Corporation
4.4.1.5 Oscillator/Clock Application Notes
On the printed circuit board, the tracks to the crystal and capacitors must be made as short as possible.
Other signal tracks must not be allowed to cross through this area. The component tracks should preferably
be ringed by a ground track connected to the chip ground (0 V) on adjacent pins either side of the crystal
pins. It is also advisable to provide a ground plane for the circuit to reduce noise.
External clock signals, applied to XTI and/or XTO, must not exceed the cell supply limits (i.e., 0V and CVDD)
and current into or out of XTI and/or XTO must be limited to less than 10mA to avoid damaging the cell’s
amplitude clamping circuit.
An external, DC coupled, single ended square wave clock signal may be applied to XTI if OSCMODE = 0. To
limit the current taken from the signal source a resistor should be placed between the clock source and XTI.
The recommended value for this series resistor is 470
Ω
for a clock signal switching between 0 V and
CVDD. The current the clock source needs to source/sink is then <1.9 mA. The XTO pin must be left
unconnected in this configuration.
AC coupling of a single ended external clock to XTI, with OSCMODE = 0, is not recommended. The duty
cycle of the OSCOUT signal cannot be guaranteed in such a configuration.
AC coupling of a single ended external clock to XTI, with OSCMODE = 1, is possible. It is recommended that
the circuit shown in Figure 11 be used to correctly bias the oscillator inputs: The common-mode voltage VCM
for XTI and XTO, (set by the 36 k
Ω
and 22 k
Ω
resistors) must be 800 mV < VCM < CVDD and the amplitude
Vpp of the clock signal must be >100 mV.
Figure 11 - External Clocking via AC Coupling
External, differential clock signals may be applied to XTI and XTO if OSCMODE = 1. The common-mode
voltage VCM for the differential clock signals must be 800 mV < VCM < CVDD, and the peak-to-peak signal
amplitude Vpp must be >100 mV. It is recommended that differential clock signals have VCM = 1.0V. For
Vpp > 400 mV a resistor of >390
Ω
in series with XTI or XTO may be required to limit the current taken from
or supplied to the clock sources.
External clock
10nF
XTI
100k
10nF
22k
36k
XTO
Vdd
OSCMODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DJCE6353SL9EN882128 | Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) |
| DJIXFEED0QE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0QE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0QE001 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
| DJIXEEAD0SE000 | Advanced 8-Port 10/100 Mbps PHY Transceivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DJCE6353SL9EN882128 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Nordig Unified DVB-T COFDM Terrestrial Demodulator for PC-TV and Hand-held Digital TV (DTV) |
| DJCE6354 | 制造商:Intel 功能描述: |
| DJCE6355 | 制造商:Intel 功能描述: |
| DJD1N200P102UA | 制造商:HONEYWELL CLAROSTAT 功能描述:JD1N200P102UA |
| DJD1N200P103UA | 制造商:HONEYWELL CLAROSTAT 功能描述:JD1N200P103UA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。