Contents
12
Datasheet
Document Number: 249241
Revision Number: 007
Revision Date: August 28, 2003
162
Added
Section 4.14, “Link Hold-Off Overview”
.
173
Modified
Table 52 “Intel LXT9785/LXT9785E Operating Conditions”
176
Modified
Table 58 “Intel LXT9785/LXT9785E 100BASE-FX Transceiver Characteristics”
178
-
195
Added note to
Table 60 “Intel LXT9785/LXT9785E SMII - 100BASE-TX Receive Timing
Parameters”
through
Table 77 “Intel LXT9785/LXT9785E RMII - 10BASE-T Transmit Timing
Parameters”
.
178
Added table note to
Table 60 “Intel LXT9785/LXT9785E SMII - 100BASE-TX Receive Timing
Parameters”
.
184
Added table note to
Table 66 “Intel LXT9785/LXT9785E SS-SMII - 100BASE-TX Receive Timing
Parameters”
.
190
Added table note to
Table 72 “Intel LXT9785/LXT9785E RMII - 100BASE-TX Receive Timing
Parameters”
198
Added software power-down and note to
Table 80 “Intel LXT9785/LXT9785E Power-Up Timing
Parameters”
.
199
Modified paragraphs and added last paragraph under
Section 7.0, “Register Definitions”
.
199
Modified
Table 82 “Intel LXT9785/LXT9785E Register Set”
.
200
Modified
Table 83 “Control Register (Address 0)”
.
201
Modified
Table 84 “Status Register (Address 1)”
.
203
Modified
Table 85 “PHY Identification Register 1 (Address 2)”
.
203
Modified
Table 86 “PHY Identification Register 2 (Address 3)”
204
Modified
Table 87 “Auto-Negotiation Advertisement Register (Address 4)”
205
Modified
Table 88 “Auto-Negotiation Link Partner Base Page Ability Register (Address 5)”
.
206
Modified
Table 89 “Auto-Negotiation Expansion Register (Address 6)”
.
206
Modified
Table 90 “Auto-Negotiation Next Page Transmit Register (Address 7)”
.
206
Modified
Table 91 “Auto-Negotiation Link Partner Next Page Receive Register (Address 8)”
.
207
Modified
Table 92 “Port Configuration Register (Address 16, Hex 10)”
. (Register bits 16.6, 16.4:3)
209
Modified
Table 93 “Quick Status Register (Address 17, Hex 11)”
. (Register bit 17.8)
211
Modified
Table 94 “Interrupt Enable Register (Address 18, Hex 12)”
212
Modified
Table 95 “Interrupt Status Register (Address 19, Hex 13)”
213
Modified
Table 96 “LED Configuration Register (Address 20, Hex 14)”
214
Modified
Table 97 “Receive Error Count Register (Address 21, Hex 15)”
.
215
Modified
Table 98 “RMII Out-of-Band Signaling Register (Address 25, Hex 19)”
.
216
Modified
Table 99 “Trim Enable Register (Address 27, Hex 1B)”
. (Register bit 27.6)
217
Added
Table 100 “Cable Diagnostics Register (Address 29, Hex 1D)”
.
219
Modified
Table 101 “Intel LXT9785/LXT9785E Register Bit Map”
.
226
Added
Figure 102 “Intel LXT9785MBC 196-Ball BGA15 Package Dimensions”
227
Modified table and figure under
Section 9.0, “Ordering Information”
.
Revision Number: 007
Revision Date: August 28, 2003
Page
Description