參數(shù)資料
型號: DJLXT972MQAA4
廠商: Intel Corp.
英文描述: Single-Port 10/100 Mbps PHY Transceiver
中文描述: 單端口10/100 Mbps的物理層收發(fā)器
文件頁數(shù): 38/92頁
文件大?。?/td> 666K
代理商: DJLXT972MQAA4
Intel
LXT972M Single-Port 10/100 Mbps PHY Transceiver
38
Datasheet
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.6.2
Transmit Enable
The MAC must assert TX_EN the same time as the first nibble of preamble and de-assert TX_EN
after the last nibble of the packet.
5.6.3
Receive Data Valid
The LXT972M Transceiver asserts RX_DV when it receives a valid packet. Timing changes
depend on line operating speed:
For 100BASE-TX links, RX_DV is asserted from the first nibble of preamble to the last nibble
of the data packet.
For 10BASE-T links, the entire preamble is truncated. RX_DV is asserted with the first nibble
of the Start of Frame Delimiter (SFD) “5D” and remains asserted until the end of the packet.
Figure 9. Clocking for Link Down Clock Transition
Any
Clock
2.5 MHz
Clock
Clock transition time does not exceed
2X the nominal clock period:
10 Mbps = 2.5 MHz
100 Mbps = 25 MHz
Link-Down Condition/Auto-Negotiate Enabled
RX_CLK
TX_CLK
B3503-01
相關(guān)PDF資料
PDF描述
DJLXT972MQCA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQEA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTAA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTCA4 Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTEA4 Single-Port 10/100 Mbps PHY Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DJLXT972MQCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MQEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTAA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTCA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver
DJLXT972MTEA4 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Single-Port 10/100 Mbps PHY Transceiver