3-3
The DM5806 provides buffered digital I/O lines and three 16-bit timer/counters, as shown Figure 3-1. This
chapter describes the hardware which makes up the digital I/O circuitry, timer/counters, and hardware-selectable
interrupts.
Fig. 3-1 — DM806 Block Diagram
Digital I/O, 8255 Programmable Peripheral Interface
The 8255 programmable peripheral interface (PPI) can be easily configured to solve a wide range of digital
real-world problems. This high-performance TTL/CMOS compatible chip has 24 parallel programmable digital I/O
lines divided into two groups of 12 lines each:
Group A — Port A (8 lines) and Port C Upper (4 lines);
Group B — Port B (8 lines) and Port C Lower (4 lines).
Each group can be programmed for Mode 0 or Mode 1 operation.
Do not try to use Mode 2 operation!
The
DM5806 does not support Mode 2. When operating in Mode 1, the on-board buffers must be removed from the
Port C lines. This procedure is described in Chapter 1 in the S2 DIP switch discussion. The DM5806 operating
modes are:
Mode 0 — Basic input/output. Lets you use simple input and output operation for a port. Data is written to or
read from the specified port.
Mode 1 — Strobed input/output. Lets you transfer I/O data from Port A or Port B in conjunction with strobes or
handshaking signals.
These modes are detailed in the 8255 Data Sheet, reprinted from Intel in Appendix C.
The bidirectional buffers on the 8255’s I/O lines monitor the 8255 control word to automatically set their
direction. Hardware changes to the buffer circuitry is required only when using Mode 1, where the Port C buffers
must be removed as described in Chapter 1.
+5 VOLTS
DIGITAL
GROUND
24
ADDRESS
DECODE
BUFFER
AND
INTERRUPT
CONTROL
ADDRESS
DATA
CONTROL
I
P
EXTINT
BUFFERS
AND
PULL-UP/DOWN
RESISTORS
8255
PPI
24
4
8254
PIT
8 MHz
OSC
I
9
3