- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376778 > DM7473N (FAIRCHILD SEMICONDUCTOR CORP) Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs PDF資料下載
參數(shù)資料
| 型號(hào)： | DM7473N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs |
| 中文描述： | TTL/H/L SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-14 |
| 文件頁(yè)數(shù)： | 2/3頁(yè) |
| 文件大?。?/td> | 39K |
| 代理商： | DM7473N |
www.fairchildsemi.com
2
D
Absolute Maximum Ratings
(Note 1)
Note 1:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
Recommended Operating Conditions
Note 2:
The symbol (
↑
,
↓
) indicates the edge of the clock pulse is used for reference: (
↑
) for rising edge, (
↓
) for falling edge.
Note 3:
T
A
=
25
°
C and V
CC
=
5V.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
V
I
Input Clamp Voltage
V
OH
HIGH Level
Output Voltage
Note 4:
All typicals are at V
CC
=
5V, T
A
=
25
°
C.
Note 5:
Not more than one output should be shorted at a time.
Note 6:
With all outputs OPEN, I
CC
is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock input grounded.
Switching Characteristics
at V
CC
=
5V and T
A
=
25
°
C
Supply Voltage
Input Voltage
Operating Free Air Temperature Range
Storage Temperature Range
7V
5.5V
0
°
C to
+
70
°
C
65
°
C to
+
150
°
C
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W
Parameter
Min
4.75
2
Nom
5
Max
5.25
Units
V
V
V
mA
mA
MHz
Supply Voltage
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Current
LOW Level Output Current
Clock Frequency (Note 3)
Pulse Width
(Note 3)
0.8
0.4
16
15
0
Clock HIGH
Clock LOW
Clear LOW
20
47
25
0
↑
0
↓
0
ns
t
SU
t
H
T
A
Input Setup Time (Note 2)(Note 3)
Input Hold Time (Note 2)(Note 3)
Free Air Operating Temperature
ns
ns
°
C
70
Conditions
Min
Typ (Note 4)
Max
1.5
Units
V
V
CC
=
Min, I
I
=
12 mA
V
CC
=
Min, I
OH
=
Max
V
IL
=
Max, V
IH
=
Min
V
CC
=
Min, I
OL
=
Max
V
IH
=
Min, V
IL
=
Max
2.4
3.4
V
V
OL
LOW Level
Output Voltage
Input Current @ Max Input Voltage V
CC
=
Max, V
I
=
5.5V
HIGH Level
Input Current
0.2
0.4
V
I
I
I
IH
1
mA
V
CC
=
Max
V
I
=
2.4V
J, K
Clock
Clear
40
80
80
1.6
3.2
3.2
55
34
μ
A
I
IL
LOW Level Input
Current
V
CC
=
Max
V
I
=
0.4V
J, K
Clock
Clear
mA
I
OS
I
CC
Short Circuit Output Current
Supply Current
V
CC
=
Max (Note 5)
V
CC
=
Max, (Note 6)
18
mA
mA
18
Symbol
Parameter
From (Input)
R
L
=
400
, C
L
=
15 pF
Min
15
Units
To (Output)
Max
f
MAX
t
PHL
Maximum Clock Frequency
Propagation Delay Time HIGH-to-LOW Level Output
MHz
ns
Clear to Q
40
t
PLH
Propagation Delay Time LOW-to-HIGH Level Output
Clear to Q
25
ns
t
PHL
Propagation Delay Time HIGH-to-LOW Level Output
Clock to Q or Q
40
ns
t
PLH
Propagation Delay Time LOW-to-HIGH Level Output
Clock to Q or Q
25
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM7474 | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs(雙正邊緣觸發(fā)的D觸發(fā)器（帶預(yù)置、清除端和互補(bǔ)輸出）) |
| DM7474M | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| DM7474N | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| DM7476 | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs(雙主從J-K觸發(fā)器(帶預(yù)置、清除端和互補(bǔ)輸出)) |
| DM7476N | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM7473N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| DM7473N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| DM7474 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| DM7474J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
| DM7474J/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。