- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376778 > DM7474N (FAIRCHILD SEMICONDUCTOR CORP) Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs PDF資料下載
參數(shù)資料
| 型號： | DM7474N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs |
| 中文描述： | TTL/H/L SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-14 |
| 文件頁數(shù)： | 3/5頁 |
| 文件大?。?/td> | 51K |
| 代理商： | DM7474N |
3
www.fairchildsemi.com
D
Switching Characteristics
at V
CC
=
5V and T
A
=
25
°
C
Symbol
Parameter
From (Input)
R
L
=
400
, C
L
=
15 pF
Min
Units
To (Output)
Max
f
MAX
Maximum Clock
Frequency
15
MHz
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Propagation Delay Time
Preset to Q
40
ns
t
PLH
Preset to Q
25
ns
LOW-to-HIGH Level Output
Propagation Delay Time
HIGH-to-LOW Level Output
t
PHL
Clear to Q
40
ns
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Clear to Q
25
ns
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Clock to Q or Q
40
ns
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Clock to Q or Q
25
ns
相關PDF資料 |
PDF描述 |
|---|---|
| DM7476 | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs(雙主從J-K觸發(fā)器(帶預置、清除端和互補輸出)) |
| DM7476N | Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs |
| DM7486 | Quad 2-Input Exclusive-OR Gate(四2輸入異或門) |
| DM7486N | Quad 2-Input Exclusive-OR Gate |
| DM7490A | Decade and Binary Counters(十進制和二進制計數(shù)器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DM7474N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
| DM7474N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual D-Type Flip-Flop |
| DM7475 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:QUAD LATCHES |
| DM7475J/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit D-Type Latch |
| DM7475N | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。