- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376798 > DM74S174N (FAIRCHILD SEMICONDUCTOR CORP) Hex/Quad D Flip-Flop with Clear PDF資料下載
參數(shù)資料
| 型號(hào)： | DM74S174N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Hex/Quad D Flip-Flop with Clear |
| 中文描述： | S SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-16 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 56K |
| 代理商： | DM74S174N |
2000 Fairchild Semiconductor Corporation
DS006472
www.fairchildsemi.com
August 1986
Revised April 2000
D
DM74S174
DM74S175
Hex/Quad D Flip-Flop with Clear
General Description
These positive-edge-triggered flip-flops utilize TTL circuitry
to implement D-type flip-flop logic. All have a direct clear
input, and the quad (DM74S175) versions feature comple-
mentary outputs from each flip-flop.
Information at the D inputs meeting the setup time require-
ments is transferred to the Q outputs on the positive-going
edge of the clock pulse. Clock triggering occurs at a partic-
ular voltage level and is not directly related to the transition
time of the positive-going pulse. When the clock input is at
either the HIGH or LOW level, the D input signal has no
effect at the output.
Features
I
DM74S174 contain six flip-flops with single-rail outputs.
I
DM74S175 contain four flip-flops with double-rail out-
puts.
I
Buffered clock and direct clear inputs
I
Individual data input to each flip-flop
I
Applications include:
Buffer/storage registers
Shift registers
Pattern generators
I
Typical clock frequency 110 MHz
I
Typical power dissipation per flip-flop 75mW
Ordering Code:
Connection Diagrams
DM74S174
DM74S175
Order Number
DM74S174N
DM74S175N
Package Number
N16E
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74S182 | Look-Ahead Carry Generator |
| DM74S182N | Look-Ahead Carry Generator |
| DM74S20 | Dual 4-Input NAND Gate |
| DM74S20N | Dual 4-Input NAND Gate |
| DM74S240 | Octal 3-STATE Buffer/Line Driver/Line Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74S175 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74S175N | 功能描述:觸發(fā)器 Qd D-Type Flip-Flop RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| DM74S181 DIE | 制造商:Texas Instruments 功能描述: |
| DM74S182 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74S182N | 功能描述:算數(shù)邏輯單元 - ALU Look-Ahead Carry Gen RoHS:否 制造商:ON Semiconductor 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:18 V 電源電壓-最小:3 V 封裝 / 箱體:SOIC-16 Wide 最大工作溫度:+ 125 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。