參數(shù)資料
型號： DM9300
文件頁數(shù)： 3/158頁
文件大小： 2668K
代理商： DM9300
TL/F/6600
9
June 1989
9300/DM9300 4-Bit Parallel-Access Shift Register
General Description
The 9300 4-bit registers feature parallel inputs, parallel out-
puts, JK serial inputs, shift/load control input, and a direct
overriding clear. The registers have two modes of operation:
parallel (broadside) load and shift (in direction Q
A
toward
Q
D
).
Parallel loading is accomplished by applying the four bits of
data and taking the shift/load control input low. The data is
loaded into the associated flip-flops, and appears at the out-
puts after the positive transition of the clock input. During
loading, serial data flow is inhibited.
Shifting is accomplished synchronously when the shift/load
control input is high. Serial data for this mode is entered at
the JK inputs. These inputs permit the first stage to perform
as a JK, D or T-type flip-flop as shown in the function table.
These shift registers are fully compatible with most other
TTL and DTL families. All inputs, including the clock, are
buffered to lower the drive requirements to one normalized
Series 54/74 load.
Features
Y
Fully buffered inputs
Y
Direct overriding clear
Y
Synchronous parallel load
Y
Parallel inputs and outputs from each flip-flop
Y
Positive edge-triggered clocking
Y
J and K inputs to first stage
Y
Typical shift frequencyD39 MHz
Connection Diagram
Dual-In-Line Package
TL/F/6600–1
Order Number 9300DMQB,
9300FMQB or DM9300N
See NS Package Number
J16A, N16E or W16A
Function Table
Inputs
Outputs
Clear
Shift/
Load
Clock
Serial
Parallel
Q
A
Q
B
Q
C
Q
D
Q
D
J
K
P0
P1
P2
P3
L
H
H
H
H
H
H
X
L
H
H
H
H
H
X
u
L
u
u
u
u
X
X
X
L
L
H
H
X
X
X
H
L
H
L
X
a
X
X
X
X
X
X
b
X
X
X
X
X
X
c
X
X
X
X
X
X
d
X
X
X
X
X
L
a
L
b
L
c
L
d
H
d
Q
A0
Q
A0
L
H
Q
An
Q
B0
Q
A0
Q
An
Q
An
Q
An
Q
C0
Q
Bn
Q
Bn
Q
Bn
Q
Bn
Q
D0
Q
Cn
Q
Cn
Q
Cn
Q
Bn
Q
D0
Q
Cn
Q
Cn
Q
Cn
Q
Cn
H
e
High Level (Steady State)
L
e
Low Level (Steady State)
X
e
Don’t Care
u
e
Transition from low-to-high level
a, b, c, d,
e
The level of steady state input at P0, P1, P2, or P3 respectively.
Q
A0
, Q
B0
, Q
C0
, Q
D0
e
The level of Q
A
, Q
B
, Q
C
, or Q
D
, respectively before the indicated steady state input conditions were established.
Q
An
, Q
Bn
, Q
Cn
e
The level of Q
A
, Q
B
, Q
C
, respectively, before the most recent
u
transition of the clock.
C
1995 National Semiconductor Corporation
RRD-B30M105/Printed in U. S. A.
相關(guān)PDF資料
PDF描述
DM9322
DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9638N 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs
DM9368N LED Display Driver
DM9370 7-Segment Decoder/Driver/Latch with Open-Collector Outputs(集電極開路輸出的7段譯碼器/驅(qū)動器/鎖存器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9300 WAF 制造商:Texas Instruments 功能描述:
DM9300J 制造商:National Semiconductor Corporation 功能描述: 制造商:Texas Instruments 功能描述:
DM9300J/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9300W/883 制造商:Rochester Electronics LLC 功能描述:- Bulk
DM9301 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*