- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376803 > DM9328N (FAIRCHILD SEMICONDUCTOR CORP) Dual 8-Bit Shift Register PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9328N |
| 廠(chǎng)商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | Dual 8-Bit Shift Register |
| 中文描述： | 93 SERIES, 8-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-16 |
| 文件頁(yè)數(shù)： | 2/5頁(yè) |
| 文件大?。?/td> | 48K |
| 代理商： | DM9328N |
www.fairchildsemi.com
2
D
Functional Description
The two 8-bit shift registers have a common clock input
(pin 9) and separate clock inputs (pins 10 and 7). The
clocking of each register is controlled by the OR function of
the separate and the common clock input. Each register is
composed of eight clocked RS master/slave flip-flops and a
number of gates. The clock OR gate drives the eight clock
inputs of the flip-flops in parallel. When the two clock inputs
(the separate and the common) to the OR gate are LOW,
the slave latches are steady, but data can enter the master
latches via the R and S input. During the first LOW-to-
HIGH transition of either, or both simultaneously, of the two
clock inputs, the data inputs (R and S) are inhibited so that
a later change in input data will not affect the master; then
the now trapped information in the master is transferred to
the slave. When the transfer is complete, both the master
and the slave are steady as long as either or both clock
inputs remain HIGH. During the HIGH-to-LOW transition of
the last remaining HIGH clock input, the transfer path from
master to slave is inhibited first, leaving the slave steady in
its present state. The data inputs (R and S) are enabled so
that new data can enter the master. Either of the clock
inputs can be used as clock inhibit inputs by applying a
logic HIGH signal. Each 8-bit shift register has a 2-input
multiplexer in front of the serial data input. The two data
inputs D0 and D1 are controlled by the data select input (S)
following the Boolean expression:
Serial data in: S
D
=
SD0
+
SD1
An asynchronous master reset is provided which, when
activated by a LOW logic level, will clear all 16 stages inde-
pendently of any other input signal.
Shift Select Table
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
n
+
8
=
indicates state after eight clock pulse
Logic Diagram
INPUTS
D0
OUTPUT
Q7 (t
n
+
8
)
L
H
L
H
S
D1
L
L
H
H
L
H
X
X
X
X
L
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9331 | Layout Guide |
| DM9331A | |
| DM9338 | |
| DM9334 | 8-Bit Addressable Latch |
| DM9334N | 8-Bit Addressable Latch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM-933 | 制造商:UNITEQ CORPORAT 功能描述:MULTIMETER,3999 COUNT, 3.75 DIGIT,INDUCTANCE,TRUE RMS |
| DM9331 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Layout Guide |
| DM9331A | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述: |
| DM9331AE | 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip |
| DM9332 | 制造商:DAVICOM 制造商全稱(chēng):DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。