- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11607 > DS100BR111SQ/NOPB (National Semiconductor)IC REPEATER 10.3GBPS 2CH 24LLP PDF資料下載
參數(shù)資料
| 型號： | DS100BR111SQ/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 6/43頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC REPEATER 10.3GBPS 2CH 24LLP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
SNLS338E – JANUARY 2011 – REVISED FEBRUARY 2013
APPLICATIONS INFORMATION
4-Level Input Configuration Guidelines
The 4-level input pins utilize a resistor divider to help set the 4 valid levels. There is an internal 30K pull-up and a
60K pull-down connected to the package pin. These resistors, together with the external resistor connection
combine to achieve the desired voltage level. Using the 1K pull-up, 1K pull-down, no connect, and 20K pull-down
provide the optimal voltage levels for each of the four input states.
Table 5. 4-Level Input Voltage
Level
Setting
3.3V Mode
2.5V Mode
0
01K to GND
0.1 V
0.08 V
R
20K to GND
0.33 * VIN
0.33 * VDD
F
FLOAT
0.67 * VIN
0.67 * VDD
1
1K to VDD/VIN
VIN - 0.05V
VIN - 0.04V
Typical 4-Level Input Thresholds
–
Level 1 - 2 = 0.2 VIN or VDD
–
Level 2 - 3 = 0.5 VIN or VDD
–
Level 3 - 4 = 0.8 VIN or VDD
In order to minimize the startup current associated with the integrated 2.5V regulator the 1K pull-up / pull-down
resistors are recommended. If several 4 level inputs require the same setting, it is possible to combine two or
more 1K resistors into a single lower value resistor. As an example; combining two inputs with a single 500
resistor is a good way to save board space.
10G-KR Configuration Guidelines
When configured in "KR Mode", using either the VOD_SEL pin setting or SMBus register control, the
DS100BR111 is designed to operate transparently within a KR backplance channel environment. Installing a
DS100 repeater within the KR backplane channel splits the total channel attenuation into two parts. Ideally the
repeater can be placed near the middle of the channel maximizing the signal to noise ratio across the
bidirectional interface.
In order to maximize the 10G-KR solution space, the 802.3ap specification calls for an optimization of the
transmit signal conditioning coefficients based on feedback for the KR receiver. Setting the DS100BR111 active
CTLE to compensate for the channel loss from each of the KR transmitters will reduce the transmit and receive
equalization settings required on the KR physical layer devices. This central location keeps a larger S/N raito at
all points in the channel, extending the available solution space and increasing the overall margin of almost any
channel.
PCB Layout Guidelines
The CML inputs and outputs have been optimized to work with interconnects using a controlled differential
impedance of 85 - 100
. It is preferable to route differential lines exclusively on one layer of the board,
particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should
be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever
differential vias are used the layout must also provide for a low inductance path for the return currents as well.
Route the differential signals away from other signals and noise sources on the printed circuit board. See
SNOA401Q AN-1187 for additional information on WQFN packages.
Different transmission line topologies can be used in various combinations to achieve the optimal system
performance. Impedance discontinuities at vias can be minimized or eliminated by increasing the swell around
each hole and providing for a low inductance return current path. When the via structure is associated with thick
backplane PCB, further optimization such as back drilling is often used to reduce the detrimental high frequency
effects of stubs on the signal path.
14
Copyright 2011–2013, Texas Instruments Incorporated
Product Folder Links: DS100BR111
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D38999/26FJ7SA | CONN PLUG 99POS STRAIGHT W/SCKT |
| D38999/24JJ19PN | CONN RCPT 19POS JAM NUT W/PINS |
| ISL33003IRTZ | IC BUS BUFF HOTSWAP 2WR 8TDFN |
| PIC12F635-E/SN | IC MCU FLASH 1KX14 8SOIC |
| D38999/26JJ43SA | CONN PLUG 43POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS100BR210 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power 10.3 Gbps 2-Channel Repeater with Input Equalization and Output De-Emphasis |
| DS100BR210EVK | 功能描述:其他開發(fā)工具 DS100BR210 EVAL BOARD RoHS:否 制造商:Parallax 產(chǎn)品:ELEV-8 Hex Upgrade Kits 類型:Robotics 工具用于評估:ELEV-8 Quadcopter 工作電源電壓: |
| DS100BR210EVK/NOPB | 功能描述:其他開發(fā)工具 DS100BR210 EVAL BOARD RoHS:否 制造商:Parallax 產(chǎn)品:ELEV-8 Hex Upgrade Kits 類型:Robotics 工具用于評估:ELEV-8 Quadcopter 工作電源電壓: |
| DS100BR210SQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power 10.3 Gbps 2-Channel Repeater with Input Equalization and Output De-Emphasis |
| DS100BR210SQ/NOPB | 功能描述:IC REPEATER 10.3GBPS 2CH 24LLP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器，中繼器，分配器 系列:* 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:托盤 其它名稱:Q5134101 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。