- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9257 > DS1020-15 (Maxim Integrated Products)IC DELAY LINE 256TAP 16-DIP PDF資料下載
參數(shù)資料
| 型號： | DS1020-15 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/9頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 256TAP 16-DIP |
| 標準包裝： | 25 |
| 標片/步級數(shù)： | 256 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 10ns |
| 接頭增量： | 0.15ns |
| 可用的總延遲： | 48.25ns |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 16-PDIP |
| 包裝： | 管件 |
DS1020
2 of 9
PARALLEL MODE (S=1)
In the PARALLEL programming mode, the output of the DS1020 will reproduce the logic state of the
input after a delay determined by the state of the eight program input pins P0 - P7. The parallel inputs can
be programmed using DC levels or computer-generated data. For infrequent modification of the delay
value, jumpers may be used to connect the input pins to VCC and ground. For applications requiring
frequent timing adjustment, DIP switches should be used. The enable pin (E) must be at a logic 1 in
hardwired implementations.
Maximum flexibility is obtained when the eight parallel programming bits are set using computer-
generated data. When the data setup (tDSE) and data hold (tDHE) requirements are observed, the enable pin
can be used to latch data supplied on an 8-bit bus. Enable must be held at a logic 1 if it is not used to latch
the data. After each change in delay value, a settling time (tEDV or tPDV) is required before input logic
levels are accurately delayed.
Since the DS1020 is a CMOS design, unused input pins (D and C) must be connected to well-defined
logic levels; they must not be allowed to float.
SERIAL MODE (S = 0)
In the SERIAL programming mode, the output of the DS1020 will reproduce the logic state of the input
after a delay time determined by an 8-bit value clocked into serial port D. While observing data setup
(tDSC) and data hold (tDHC) requirements, timing data is loaded in MSB-to-LSB order by the rising edge of
the serial clock (C). The enable pin (E) must be at a logic 1 to load or read the internal 8-bit input register,
during which time the delay is determined by the last value activated. Data transfer ends and the new
delay value is activated when enable (E) returns to a logic 0. After each change, a settling time (tEDV) is
required before the delay is accurate.
As timing values are shifted into the serial data input (D), the previous contents of the 8-bit input register
are shifted out of the serial output pin (Q) in MSB-to-LSB order. By connecting the serial output of one
DS1020 to the serial input of a second DS1020, multiple devices can be daisy-chained (cascaded) for
programming purposes (Figure 3). The total number of serial bits must be eight times the number of units
daisy-chained and each group of 8 bits must be sent in MSB-to-LSB order.
Applications can read the setting of the DS1020 delay line by connecting the serial output pin (Q) to the
serial input (D) through a resistor with a value of 1k to 10k ohms (Figure 2). Since the read process is
destructive, the resistor restores the value read and provides isolation when writing to the device. The
resistor must connect the serial output (Q) of the last device to the serial input (D) of the first device of a
daisy-chain (Figure 3). For serial readout with automatic restoration through a resistor, the device used to
write serial data must go to a high impedance state.
To initiate a serial read, enable (E) is taken to a logic 1 while serial clock (C) is at a logic 0. After a
waiting time (tEQV), bit 7 (MSB) appears on the serial output (Q). On the first rising (0 → 1) transition of
the serial clock (C), bit 7 (MSB) is rewritten and bit 6 appears on the output after a time tCQV. To restore
the input register to its original state, this clocking process must be repeated 8 times. In the case of a
daisy-chain, the process must be repeated 8 times per package. If the value read is restored before enable
(E) is returned to logic 0, no settling time (tEDV) is required and the programmed delay remains
unchanged.
Since the DS1020 is a CMOS design, unused input pins (P1 - P7) must be connected to well-defined logic
levels; they must not be allowed to float. Serial output Q/P0 should be allowed to float if unused.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3450L24-10P | CONN RCPT 7POS WALL MNT W/PINS |
| DS1010S-175 | IC DELAY LINE 10TAP 16-SOIC |
| DS1010S-400 | IC DELAY LINE 10TAP 16-SOIC |
| DS1010S-50 | IC DELAY LINE 10TAP 16-SOIC |
| DS1010S-75 | IC DELAY LINE 10TAP 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1020-200 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1020-25 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1020-50 | 功能描述:延遲線/計時元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS10-20B | 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 20 |
| DS1020G-025 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。