- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9236 > DS1045S-4+ (Maxim Integrated Products)IC DELAY LINE 16TAP 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1045S-4+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 2/6頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 16TAP 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 標(biāo)片/步級(jí)數(shù)： | 16 |
| 功能： | 多重，可編程 |
| 延遲到第一抽頭： | 9ns |
| 接頭增量： | 4ns |
| 可用的總延遲： | 69ns |
| 獨(dú)立延遲數(shù)： | 2 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 管件 |
DS1045
2 of 6
PARALLEL PROGRAMMING
Parallel programming of the DS1045 is accomplished via the set of parallel inputs A0-A3 and B0-B3 as
shown in Figure 1. Parallel input A0-A3 and B0-B3 accept TTL levels and are used to set the delay
values of outputs OUTA and OUTB, respectively. Sixteen possible delay values between the minimum
9ns delay and the maximum delay of the DS1045-x device version can be selected using the parallel
programming inputs A0-A3 or B0-B3 (see Table 2, “Delay vs. Programmed Input”). For example, the
DS1045-3 outputs OUTA or OUTB and can be programmed to produce 16 possible delays between the
9ns (minimum) and the 54ns (maximum) in 3ns increment levels.
For applications that do not require frequent reprogramming, the parallel inputs can be set using fixed
logic levels, as would be produced by jumpers, DIP switches, or TTL levels as produced by computer
systems. Maximum flexibility in parallel programming can be achieved when inputs are set by computer-
generated data. By using the enable input pins for each respective programmed output and observing the
input setup (tDSE) and hold time (tDHE) requirements, data can be latched on an 8-bit bus. If the enable
pins, EA and EB , are not used to latch data, they should be set to a logic level 1. After each change in the
programmed delay value, a settling time (tEDV) or (tPDV) is required before the delayed output signal is
reliably produced. Since the DS1045 is a CMOS design, undefined input pins should be connected to well
defined logic levels and not left floating.
PART NUMBER TABLE Table 1
PART NUMBER
STEP ZERO DELAY
MAX DELAY TIME
MAX DELAY
TOLERANCE
DS1045-3
9
±=1ns
54ns
±2.5ns
DS1045-4
9
±=1ns
69ns
±3.3ns
DS1045-5
9
±=1ns
84ns
±4.1ns
NOTE:
Additional delay step times are available from Dallas Semiconductor by special order. Consult factory for
availability.
BLOCK DIAGRAM Figure 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3450W24-7P | CONN RCPT 16POS WALL MNT W/PINS |
| VI-B4T-MV | CONVERTER MOD DC/DC 6.5V 150W |
| CD74HCT4046AM | IC PLL W/VCO 16-SOIC |
| VI-B4R-MW-B1 | CONVERTER MOD DC/DC 7.5V 100W |
| MS3450L24-7PZ | CONN RCPT 16POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1045S-4/T&R | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:IC DELAY LINE 16TAP 69NS 16SOIC |
| DS1045S-4/T&R | 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1045S-4+ | 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1045S-4+T&R | 制造商:Maxim Integrated Products 功能描述:IC DELAY LINE 16TAP 69NS 16SOIC |
| DS1045S-4+T&R | 功能描述:延遲線/計(jì)時(shí)元素 RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。