- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8919 > DS1086Z-450+T (Maxim Integrated Products)IC ECONOSCILLATOR SS 5V 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1086Z-450+T |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 11/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ECONOSCILLATOR SS 5V 8-SOIC |
| 其它有關(guān)文件： | Automotive Product Guide |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | EconOscillator™ |
| 類(lèi)型： | 時(shí)鐘發(fā)生器 |
| PLL： | 無(wú) |
| 輸入： | 時(shí)鐘 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
DS1086
Spread-Spectrum EconOscillator
_______________________________________________________________________________________
5
AC ELECTRICAL CHARACTERISTICS: 2-WIRE INTERFACE (continued)
(VCC = 5V ±5%, TA = 0°C to +70°C.)
PARAMETER
SYMBOL
CONDITION
MIN
TYP
MAX
UNITS
Fast mode
0.6
Setup Time for STOP
tSU:STO
Standard mode
4.0
s
Capacitive Load for Each Bus
Line
CB
(Note 16)
400
pF
NV Write-Cycle Time
tWR
10
ms
Input Capacitance
CI
5pF
Note 1:
All voltages are referenced to ground.
Note 2:
DAC and OFFSET register settings must be configured to maintain the master oscillator frequency within this range.
Correct operation of the device is not guaranteed if these limits are exceeded.
Note 3:
This is the absolute accuracy of the master oscillator frequency at the default settings.
Note 4:
This is the change that is observed in master oscillator frequency with changes in voltage from nominal voltage at
TA = +25°C.
Note 5:
This is the percentage frequency change from the +25°C frequency due to temperature at VCC = 5V. The maximum tem-
perature change varies with the master oscillator frequency setting. The minimum occurs at the default master oscillator
frequency (fdefault). The maximum occurs at the extremes of the master oscillator frequency range (66MHz or 133MHz)
(see Figure 2).
Note 6:
The dither deviation of the master oscillator frequency is unidirectional and lower than the undithered frequency.
Note 7:
The integral nonlinearity of the frequency adjust DAC is a measure of the deviation from a straight line drawn between the
two endpoints of a range. The error is in percentage of the span.
Note 8:
This is true when the prescaler = 1.
Note 9:
Frequency settles faster for small changes in value. During a change, the frequency transitions smoothly from the original
value to the new value.
Note 10:
This indicates the time elapsed between power-up and the output becoming active. An on-chip delay is intentionally
introduced to allow the oscillator to stabilize. tstab is equivalent to approximately 512 master clock cycles and therefore
depends on the programmed clock frequency.
Note 11:
Output voltage swings can be impaired at high frequencies combined with high output loading.
Note 12:
A fast-mode device can be used in a standard-mode system, but the requirement tSU:DAT > 250ns must then be met.
This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does
stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line at least tR MAX + tSU:DAT =
1000ns + 250ns = 1250ns before the SCL line is released.
Note 13:
After this period, the first clock pulse is generated.
Note 14:
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to as the VIH MIN of the SCL sig-
nal) in order to bridge the undefined region of the falling edge of SCL.
Note 15:
The maximum tHD:DAT need only be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
Note 16:
CB—total capacitance of one bus line, timing referenced to 0.9 x VCC and 0.1 x VCC.
Note 17:
Typical frequency shift due to aging is ±0.5%. Aging stressing includes Level 1 moisture reflow preconditioning (24hr
+125°C bake, 168hr 85°C/85%RH moisture soak, and 3 solder reflow passes +240 +0/-5°C peak) followed by 1000hr
max VCC biased 125°C HTOL, 1000 temperature cycles at -55°C to +125°C, 96hr 130°C/85%RH/5.5V HAST and 168hr
121°C/2 ATM Steam/Unbiased Autoclave.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1086LU-21D+T | IC ECONOSCILLATOR SS 8-USOP |
| DS1086LU-533+T | IC ECONOSCILLATOR SS 8-USOP |
| MCP4912-E/P | DAC 10BIT DUAL W/SPI 14PDIP |
| VI-B0K-MY-F1 | CONVERTER MOD DC/DC 40V 50W |
| VI-2VT-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1087L | 制造商:DALLAS 制造商全稱(chēng):Dallas Semiconductor 功能描述:3.3V Spread-Spectrum EconOscillator |
| DS1087LU-11G | 功能描述:可編程振蕩器 3.3V Spread-Spectrum EconOscillator RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負(fù)載電容:10 pF 端接類(lèi)型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS1087LU-11G/T&R | 制造商:Maxim Integrated Products 功能描述:IC ECONOSCILLATOR SS 8-USOP |
| DS1087LU-11G/T&R | 功能描述:可編程振蕩器 3.3V Spread-Spectrum EconOscillator RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負(fù)載電容:10 pF 端接類(lèi)型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS1087LU-11G+ | 功能描述:可編程振蕩器 3.3V Spread-Spectrum EconOscillator RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負(fù)載電容:10 pF 端接類(lèi)型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。