- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄93258 > DS1100U-35 (MAXIM INTEGRATED PRODUCTS INC) SILICON DELAY LINE, TRUE OUTPUT, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | DS1100U-35 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Delay Line |
| 英文描述： | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| 封裝： | MICRO, SOP-8 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大?。?/td> | 154K |
| 代理商： | DS1100U-35 |
DS1100
5 of 6
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
tPLH (Time Delay, Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
TEST SETUP DESCRIPTION
Figure 3 illustrates the hardware configuration used for measuring the timing parameters on the DS1100.
The input waveform is produced by a precision-pulse generator under software control. Time delays are
measured by a time interval counter (20ps resolution) connected between the input and each tap. Each tap
is selected and connected to the counter by a VHF switch control unit. All measurements are fully
automated, with each instrument controlled by a central computer over an IEEE 488 bus.
TEST CONDITIONS INPUT :
Ambient Temperature:
+25°C ±3°C
Supply Voltage (VCC):
5.0V ±0.1V
Input Pulse:
High = 3.0V ±0.1V
Low = 0.0V ±0.1V
Source Impedance:
50
W max
Rise and Fall Time:
3.0ns max (measured between 0.6V and 2.4V)
Pulse Width:
500ns (1s for -500 version)
Period:
1s (2s for -500 version)
OUTPUT:
Each output is loaded with the equivalent of one 74F04 input gate. Delay is measured at the 1.5V level on
the rising and falling edge.
NOTE:
Above conditions are for test only and do not restrict the operation of the device under other data sheet
conditions.
相關PDF資料 |
PDF描述 |
|---|---|
| DS1100U-200 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| DS1100M-75 | SILICON DELAY LINE, TRUE OUTPUT, PDIP8 |
| DS1100M-250 | SILICON DELAY LINE, TRUE OUTPUT, PDIP8 |
| DS1100Z-40 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
| DS1100Z-25 | SILICON DELAY LINE, TRUE OUTPUT, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1100U-35/T&R | 制造商:Maxim Integrated Products 功能描述:IC DELAY LINE 5TAP 35NS 8UMAX 制造商:Maxim Integrated Products 功能描述:Delay Lines / Timing Elements 5-Tap Timing Element |
| DS1100U-35/T&R | 功能描述:延遲線/計時元素 5-Tap Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1100U-35+ | 功能描述:延遲線/計時元素 5-Tap Timing Element RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| DS1100U-35+T&R | 制造商:Maxim Integrated Products 功能描述:ACTV TAPPED DLY LINE 5 TAP 1-IN 7NS ABS 35NS MAX 8USOP - Tape and Reel |
| DS1100U35N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。