- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19922 > DS1216H (Maxim Integrated)IC SMARTWATCH/RAM 5V 4M 32DIP PDF資料下載
參數(shù)資料
| 型號： | DS1216H |
| 廠商： | Maxim Integrated |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SMARTWATCH/RAM 5V 4M 32DIP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 11 |
| 控制器類型： | Smartwatch RAM |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 32-DIP（0.600"，15.24mm）插口 |
| 供應(yīng)商設(shè)備封裝： | 32-DIP 插口 |
| 包裝： | 管件 |
DS1216 SmartWatch RAM/SmartWatch ROM
4 of 15
comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance
and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition,
the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues
for 64 write cycles as described above until all the bits in the comparison register have been matched (this
bit pattern is shown in Figure 1). With a correct match for 64 bits, the SmartWatch is enabled and data
transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the SmartWatch
to either receive or transmit data on DQ0, depending on the level of the OE pin or the WE pin. Cycles to
other locations outside the memory block can be interleaved with CE cycles without interrupting the
pattern recognition sequence or data transfer sequence to the SmartWatch.
PATTERN MATCH—ROM
Communication with the SmartWatch is established by pattern recognition of a serial bit stream of 64 bits
that must be matched by executing 64 consecutive write cycles, placing address bit A2 low with the
proper data on address bit A0. The 64 write cycles are used only to gain access to the SmartWatch. Prior
to executing the first of 64 write cycles, a read cycle should be executed by holding A2 high. The read
cycle will reset the comparison register pointer within the SmartWatch, ensuring the pattern recognition
starts with the first bit of the sequence. When the first write cycle is executed, it is compared to bit 0 of
the 64-bit comparison register. If a match is found, the pointer increments to the next location of the
comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance
and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition,
the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues
for a total of 64 write cycles as described above, until all the bits in the comparison register have been
matched (this bit pattern is shown in Figure 1). With a correct match for 64 bits, the SmartWatch is
enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause
the SmartWatch to either receive data on data in (A0) or transmit data on data out (DQ0), depending on
the level of /WRITE READ (A2).
After power-up, the controller could be in the 64-bit clock register read/write sequence (from an
incomplete access prior to power-down). Therefore, it is recommended that a 64-bit read be performed
upon power-up to prevent accidental writes to the clock, and to prevent reading clock data when access to
the RAM would otherwise be expected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R2D12-1205/HP-R | CONV DC/DC 2W +/-5VOUT SMD |
| DS1216F | IC SMART/ROM 3V 64/256/1M 32DIP |
| R2D12-1212/HP-R | CONV DC/DC 2W +/-12VOUT SMD |
| ISL80103IR18Z-TK | IC REG LDO 1.8V 3A 10DFN |
| R2D12-2415/H-R | CONV DC/DC 2W +/-15VOUT SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1216MP000 | 制造商:Thomas & Betts 功能描述:100A,PLG,2P3W,MG,216,208V |
| DS1216MR000 | 制造商:Thomas & Betts 功能描述:100A,NLT,2P3W,MG,216,208V |
| DS1216MRA00 | 制造商:Thomas & Betts 功能描述:100A,NLT,2P3W,MG,AGL,208V |
| DS1217 | 制造商:BB 制造商全稱:BB 功能描述:8-Channel, 24-Bit ANALOG-TO-DIGITAL CONVERTER |
| DS1217A | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Nonvolatile Read/Write Cartridge |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。