參數(shù)資料
型號: DS1486P-120+
廠商: Maxim Integrated Products
文件頁數(shù): 11/14頁
文件大小: 0K
描述: IC TIMEKEEPER RAM 1MB 34-PCM
標(biāo)準(zhǔn)包裝: 40
類型: 時鐘/日歷
特點(diǎn): 警報器,閏年,NVSRAM,方波輸出,監(jiān)視計時器
存儲容量: 128KB
時間格式: HH:MM:SS:hh(12/24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: 并聯(lián)
電源電壓: 4.5 V ~ 5.5 V
電壓 - 電源,電池: 3.3V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 34-PowerCap? 模塊
供應(yīng)商設(shè)備封裝: 34-PowerCap 模塊
包裝: 管件
DS1486/DS1486P
6 of 14
TIME-OF-DAY REGISTERS
Registers 0, 1, 2, 4, 6, 8, 9, and A contain Time-of-Day data in BCD. Ten bits within these eight registers
are not used and will always read 0 regardless of how they are written. Bits 6 and 7 in the Months
Register (9) are binary bits. When set to logic 0,
EOSC (Bit 7) enables the real-time clock oscillator. This
bit is set to logic 1 as shipped from Dallas Semiconductor to prevent lithium energy consumption during
storage and shipment (DIP Module only). This bit will normally be turned on by the user during device
initialization. However, the oscillator can be turned on and off as necessary by setting this bit to the
appropriate level. The
INTA and Square Wave Output signals are tied together at pin 30 on the 32-pin
DIP module. With this package,
ESQW (Bit 6) of the Months Register (9) controls the function of this
pin. When set to logic 0, the pin will output a 1024 Hz square wave signal. When set to logic 1, the pin is
available for interrupt A output (
INTA) only. The INTA and Square Wave Output signals are separated
on the 34-pin PowerCap module. With this package,
ESQW controls only the Square Wave Output (pin
33). When set to logic 0, pin 33 will output a 1024 Hz square wave signal. When set to logic 1, pin 33 is
in a high impedance state. Pin 34 (
INTA) is not affected by the setting of bit 6. Bit 6 of the Hours register
is defined as the 12- or 24-hour select bit. When set to logic 1, the 12-hour format is selected. In the 12-
hour format, bit 5 is the AM/PM bit with logic 1 being PM. In the 24-hour mode, bit 5 is the second 10-
hour bit (20-23 hours). The Time-of-Day registers are updated every 0.01 seconds from the real-time
clock, except when the TE bit (bit 7 of Register B) is set low or the clock oscillator is not running. The
preferred method of synchronizing data access to and from the RAMified Timekeeper is to access the
Command register by doing a write cycle to address location B and setting the TE bit (Transfer Enable
bit) to a logic 0. This will freeze the External Time-of-Day registers at the present recorded time,
allowing access to occur without danger of simultaneous update. When the watch registers have been read
or written, a second write cycle to location B setting the TE bit to a logic 1 will put the Time-of-Day
Registers back to being updated every 0.01 second. No time is lost in the real-time clock because the
internal copy of the Time-of-Day register buffers is continually incremented while the external memory
registers are frozen. An alternate method of reading and writing the Time-of-Day registers is to ignore
synchronization. However, any single reading may give erroneous data as the real-time clock may be in
the process of updating the external memory registers as data is being read. The internal copies of seconds
through years are incremented and the Time-of-Day Alarm is checked during the period that hundreds of
seconds reads 99. The copies are transferred to the external register when hundredths of seconds roll from
99 to 00. A way of making sure data is valid is to do multiple reads and compare. Writing the registers
can also produce erroneous results for the same reasons. A way of making sure that the write cycle has
caused a proper update is to perform read verifies and re-execute the write cycle if data is not correct.
While the possibility of erroneous results from read and write cycles has been stated, it is worth noting
that the probability of an incorrect result is kept to a minimum due to the redundant structure of the
RAMified Timekeeper.
TIME-OF-DAY ALARM REGISTERS
Registers 3, 5, and 7 contain the Time-of-Day Alarm Registers. Bits 3, 4, 5, and 6 of Register 7 will
always read 0 regardless of how they are written. Bit 7 of Registers 3, 5, and 7 are mask bits (Figure 3).
When all of the mask bits are logic 0, a Time-of-Day Alarm will only occur when Registers 2, 4, and 6
match the values stored in Registers 3, 5, and 7. An alarm will be generated every day when bit 7 of
Register 7 is set to a logic 1. Similarly, an alarm is generated every hour when bit 7 of Registers 7 and 5
is set to a logic 1. When bit 7 of Registers 7, 5, and 3 is set to a logic 1, an alarm will occur every minute
when Register 1 (seconds) rolls from 59 to 00.
Time-of-Day Alarm Registers are written and read in the same format as the Time-of-Day Registers. The
Time-of-Day Alarm Flag and Interrupt are always cleared when Alarm Registers are read or written.
相關(guān)PDF資料
PDF描述
DS1500WE IC RTC Y2KC W/NV CTRL 32-TSOP
DS1501YSN+T&R IC RTC WDOG Y2K 5V IND 28-SOIC
DS1553P-70+ IC RTC RAM Y2K 5V 70NS 34-PCM
DS1554W-120IND IC RTC RAM Y2K 3.3V 120NS 32EDIP
DS1556WP-120IND IC RTC RAM Y2K 3.3V 120NS 34PCM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1486P-120+ 功能描述:實(shí)時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
DS1486P-150 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:RAMified Watchdog Timekeeper
DS1487 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low Power RS-485 1⁄4 Unit Load Multipoint Transceiver
DS1487M 功能描述:RS-422/RS-485 接口 IC RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)速率:1136 Kbps 工作電源電壓:3 V to 5.5 V 電源電流:5.9 mA 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-28 封裝:Tube
DS1487M/NOPB 功能描述:RS-422/RS-485 接口 IC LO PR RS485/1/4 UNIT LOAD MULTIPT XCVR RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)速率:1136 Kbps 工作電源電壓:3 V to 5.5 V 電源電流:5.9 mA 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-28 封裝:Tube