- 您現在的位置：買賣IC網 > PDF目錄9404 > DS1501YEN+ (Maxim Integrated Products)IC RTC WDOG Y2K 5V IND 28-TSOP PDF資料下載
參數資料
| 型號： | DS1501YEN+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 8/22頁 |
| 文件大小： | 0K |
| 描述： | IC RTC WDOG Y2K 5V IND 28-TSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 234 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，NVSRAM，方波輸出，監(jiān)視計時器，Y2K |
| 存儲容量： | 256B |
| 時間格式： | HH:MM:SS（24 小時） |
| 數據格式： | YY-MM-DD-dd |
| 接口： | 并聯 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電壓 - 電源，電池： | 2.5 V ~ 3.7 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.465"，11.8mm 寬） |
| 供應商設備封裝： | 28-TSOP |
| 包裝： | 托盤 |
| 產品目錄頁面： | 1434 (CN2011-ZH PDF) |
DS1501/DS1511 Y2KC Watchdog Real-Time Clocks
16 of 22
Control B Register (0Fh)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TE
CS
BME
TPE
TIE
KIE
WDE
WDS
TE, Transfer Enable Bit (0Fh Bit 7)
When the TE bit is 1, the update transfer functions normally by advancing the counts once per second. When the
TE bit is written to 0, any update transfer is inhibited and the program can initialize the time and calendar bytes
without an update occurring in the midst of initializing. Read cycles can be executed in a similar manner. TE is a
read/write bit that is not modified by internal functions of the DS1501/DS1511.
CS, Crystal Select Bit (0Fh Bit 6)
When CS is set to 0, the oscillator is configured for operation with a crystal that has a 6pF specified load
capacitance. When CS = 1, the oscillator is configured for a 12.5pF crystal. CS is disabled in the DS1511 module
and should be set to CS = 0.
BME, Burst-Mode Enable Bit (0Fh Bit 5)
The burst-mode enable bit allows the extended user RAM address registers to automatically increment for
consecutive reads and writes. When BME is set to 1, the automatic incrementing is enabled; when BME is set to 0,
the automatic incrementing is disabled.
TPE, Time-of-Day/Date Alarm Power-Enable Bit (0Fh Bit 4)
The wakeup feature is controlled through the TPE bit. When the TDF flag bit is set to 1, if TPE is 1, the PWR pin is
driven active. Therefore, setting TPE to 1 enables the wakeup feature. Writing a 0 to TPE disables the wakeup
feature.
TIE, Time-of-Day/Date Alarm Interrupt-Enable Bit (0Fh Bit 3)
The TIE bit allows the TDF flag to assert an interrupt. When the TDF flag bit is set to 1, if TIE is 1, the IRQF flag bit
is set to 1. Writing a 0 to the TIE bit prevents the TDF flag from setting the IRQF flag. This bit is automatically
cleared to logic 0 by the internal power-on reset when power is applied and VCC rises above the power-fail voltage.
KIE, Kickstart Enable-Interrupt Bit (0Fh Bit 2)
The KIE bit allows the KSF flag to assert an interrupt. When the KSF flag bit is set to 1, if KIE is a 1, the IRQF flag
bit is set to 1. Writing a 0 to the KIE bit prevents the KSF flag from setting the IRQF flag. This bit is automatically
cleared to logic 0 by the internal power-on reset when power is applied and VCC rises above the power-fail voltage.
WDE, Watchdog Enable Bit (0Fh Bit 1)
When WDE is set to 1, the watchdog function is enabled, and either the IRQ or RST pin is pulled active, based on
the state of the WDS and WDF bits. This bit is automatically cleared to logic 0 to by the internal power-on reset
when power is applied and VCC rises above the power-fail voltage.
WDS, Watchdog Steering Bit (0Fh Bit 0)
If WDS is 0 when the watchdog flag bit WDF is set to 1, the IRQ pin is pulled low. If WDS is 1 when WDF is set to
1, the watchdog outputs a negative pulse on the RST output. The WDE bit resets to 0 immediately after RST goes
active. This bit is automatically cleared to logic 0 to by the internal power-on reset when power is applied and VCC
rises above the power-fail voltage.
CLOCK OSCILLATOR CONTROL
The clock oscillator can be stopped at any time. To increase the shelf life of a backup lithium-battery source, the
oscillator can be turned off to minimize current drain from the battery. The EOSC bit is used to control the state of
the oscillator, and must be set to 0 for the oscillator to function.
USING THE WATCHDOG TIMER
The watchdog timer can be used to restart an out-of-control processor. The watchdog timer is user programmable
in 10ms intervals ranging from 0.01 seconds to 99.99 seconds. The user programs the watchdog timer by writing
the timeout value into the two BCD watchdog registers (0Ch and 0Dh). The watchdog reloads and restarts
whenever the watchdog times out. Writing the timer will reload and restart the timer. The timer runs while the
相關PDF資料 |
PDF描述 |
|---|---|
| MCP4662T-502E/MF | IC DGTL POT 5K 256TAPS 10-DFN |
| DS1501YZN+ | IC RTC WDOG Y2KC 5.0V 28-SOIC |
| DS1501WE+ | IC RTC WDOG Y2KC 3.3V 28-TSOP |
| DS1558Y+ | IC RTC W/NV RAM 5V 48-TQFP |
| MCP4662T-104E/MF | IC DGTL POT 100K 256TAPS 10-DFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS1501YEN+ | 功能描述:實時時鐘 Y2K-Compliant Watchdog RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1501YEN+T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK PARALLEL 256BYTE 28TSOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RTC WDOG Y2K 5V IND 28-TSOP 制造商:Maxim Integrated Products 功能描述:Real Time Clock Y2K-Compliant Watchdog |
| DS1501YEN+T&R | 功能描述:實時時鐘 Y2K-Compliant Watchdog RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1501YEN+TR | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Y2K-Compliant Watchdog Real-Time Clocks |
| DS1501YN | 功能描述:IC RTC WDOG Y2KC 5V IND 28-PDIP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數據格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。