- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9361 > DS17285S-3+T&R (Maxim Integrated Products)IC RTC 3V 2K NV RAM 24-SOIC PDF資料下載
參數(shù)資料
| 型號： | DS17285S-3+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 11/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC 3V 2K NV RAM 24-SOIC |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，夏令時，閏年，NVSRAM，方波輸出 |
| 存儲容量： | 2KB |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.7 V ~ 3.7 V |
| 電壓 - 電源，電池： | 2.5 V ~ 3.7 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Periodic Interrupt Selection
The periodic interrupt causes the IRQ pin to go to an
active state from once every 500ms to once every
122s. This function is separate from the alarm inter-
rupt, which can be output from once per second to
once per day. The periodic interrupt rate is selected
using the same Register A bits that select the square-
wave frequency (see Table 4). Changing the Register A
bits affects both the square-wave frequency and the
periodic interrupt output. However, each function has a
separate enable bit in Register B. The SQWE and E32k
bits control the square-wave output. Similarly, the peri-
odic interrupt is enabled by the PIE bit in Register B.
The periodic interrupt can be used with software coun-
ters to measure inputs, create output intervals, or await
the next needed software function.
Update Cycle
The DS17x85 executes an update cycle once per sec-
ond regardless of the SET bit in Register B. When the
SET bit in Register B is set to 1, the user copy of the
double-buffered time, calendar, and alarm bytes is
frozen and does not update as the time increments.
However, the time countdown chain continues to
update the internal copy of the buffer. This feature
allows time to maintain accuracy independent of read-
ing or writing the time, calendar, and alarm buffers, and
also guarantees that time and calendar information is
consistent. The update cycle also compares each
alarm byte with the corresponding time byte and issues
an alarm if a match or if a don’t care code is present in
all alarm locations.
There are three methods that can handle access of the
RTC that avoid any possibility of accessing inconsistent
time and calendar data. The first method uses the
update-ended interrupt. If enabled, an interrupt occurs
after every update cycle that indicates that over 999ms
are available to read valid time and date information. If
this interrupt is used, the IRQF bit in Register C should
be cleared before leaving the interrupt routine.
A second method uses the update-in-progress (UIP) bit
in Register A to determine if the update cycle is in
progress. The UIP bit pulses once per second. After
the UIP bit goes high, the update transfer occurs 244s
later. If a low is read on the UIP bit, the user has at least
244s before the time/calendar data is changed.
Therefore, the user should avoid interrupt service rou-
tines that would cause the time needed to read valid
time/calendar data to exceed 244s.
The third method uses a periodic interrupt to determine
if an update cycle is in progress. The UIP bit in Register
A is set high between the setting of the PF bit in
Register C (see Figure 4). Periodic interrupts that occur
at a rate of greater than tBUC allow valid time and date
information to be reached at each occurrence of the
periodic interrupt. The reads should be complete within
1 (tPI/2 + tBUC) to ensure that data is not read during
the update cycle.
DS17285/DS17287/DS17485/DS17487/DS17885/DS17887
Real-Time Clocks
____________________________________________________________________
19
UIP
UF
PF
tBUC = DELAY TIME BEFORE UPDATE CYCLE = 244
μs.
1 SECOND
t PI
tPI/2
tBUC
Figure 4. UIP and Periodic Interrupt Timing
相關PDF資料 |
PDF描述 |
|---|---|
| VI-26J-MX-B1 | CONVERTER MOD DC/DC 36V 75W |
| DS1302S-16/T&R | IC TIMEKEEPER T-CHARGE 16-SOIC |
| DS1344E-3+ | IC RTC SPI 3.0V 20TSSOP |
| MAX5403EUB+ | IC DGTL POT DUAL 256-TAP 10-UMAX |
| VI-2NZ-MW-F3 | CONVERTER MOD DC/DC 2V 40W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS17285S-5 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS17285S-5/T&R | 制造商:Maxim Integrated Products 功能描述:IC RTC 5V 2K NV RAM 24-SOIC |
| DS17285S-5/T&R | 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS17285S-5+ | 功能描述:實時時鐘 3V/5V RTC K Multiplexed Kick-S RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS17285S-5+T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK MULTIPLEXED 2KBYTE 24SOIC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:Maxim Integrated DS17285S-5+T&R Real Time Clocks (RTC) 制造商:Maxim Integrated Products 功能描述:IC RTC 5V 2K NV RAM 24-SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復。