- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1994 > DS1742-100IND (Maxim Integrated Products)IC RTC RAM Y2K 5V 100NS 24-EDIP PDF資料下載
參數(shù)資料
| 型號： | DS1742-100IND |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 11/17頁 |
| 文件大小： | 0K |
| 描述： | IC RTC RAM Y2K 5V 100NS 24-EDIP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 14 |
| 類型： | 時鐘/日歷 |
| 特點： | 閏年，NVSRAM，Y2K |
| 存儲容量： | 2KB |
| 時間格式： | HH:MM:SS（24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | 并聯(lián) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP 模塊（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 24-EDIP |
| 包裝： | 管件 |
| 其它名稱： | DS1742-100 IND DS1742-100 IND-ND |
DS1742
3 of 17
CLOCK OPERATIONS—READING THE CLOCK
While the double-buffered register structure reduces the chance of reading incorrect data,
internal updates to the DS1742 clock registers should be halted before clock data is read to
prevent reading of data in transition. However, halting the internal clock register updating
process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit,
bit 6 of the century register, see Table 2. As long as a 1 remains in that position, updating is
halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was
current at the moment the halt command was issued. However, the internal clock registers of
the double-buffered system continue to update so that the clock accuracy is not affected by the
access of data. All of the DS1742 registers are updated simultaneously after the internal clock
register updating process has been re-enabled. Updating is within a second after the read bit is
written to 0. The READ bit must be a zero for a minimum of 500s to ensure the external
registers will be updated.
Figure 1. DS1742 BLOCK DIAGRAM
Table 1. TRUTH TABLE
0B
VCC
CE
OE
WE
1B
MODE
2B
DQ
3B
POWER
VCC > VPF
VIH
X
Deselect
High-Z
Standby
VIL
X
VIL
Write
Data In
Active
VIL VIL
VIH
Read
Data Out
Active
VIL VIH VIH
Read
High-Z
Active
VSO < VCC < VPF
X
Deselect
High-Z
CMOS Standby
VCC < VSO < VPF
X
Deselect
High-Z
32B
Data Retention Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1743P-70+ | IC RTC RAM Y2K 5V 70NS 34-PCM |
| DS1744-70IND | IC RTC RAM Y2K 5V 70NS 28-EDIP |
| DS1746-70IND | IC RTC RAM Y2K 5V 70NS 32-EDIP |
| DS1747W-120IND | IC RTC RAM Y2K 3.3V 120NS 32EDIP |
| DS17887-3-IND | IC RTC 3V 8K NV RAM 24-EDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1742-100IND+ | 功能描述:實時時鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1742-70 | 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1742-70+ | 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1742-85 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Y2KC Nonvolatile Timekeeping RAMwww. |
| DS1742-85+ | 功能描述:實時時鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。