參數(shù)資料
型號: DS1747-70IND
廠商: Maxim Integrated Products
文件頁數(shù): 11/16頁
文件大小: 0K
描述: IC RTC RAM Y2K 5V 70NS 32-EDIP
標準包裝: 10
類型: 時鐘/日歷
特點: 閏年,NVSRAM,Y2K
存儲容量: 512KB
時間格式: HH:MM:SS(24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: 并聯(lián)
電源電壓: 4.5 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 32-DIP 模塊(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 32-EDIP
包裝: 管件
DS1747/DS1747P Y2K-Compliant, Nonvolatile Timekeeping RAMs
4 of 16
Figure 1. Block Diagram
PACKAGES
The DS1747 is available in two packages (32-pin DIP and 34-pin PowerCap module). The 32-pin DIP
style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin
PowerCap Module Board is designed with contacts for connection to a separate PowerCap
(DS9034PCX) that contains the crystal and battery. This design allows the Power-Cap to be mounted on
top of the DS1747P after the completion of the surface mount process. Mounting the PowerCap after the
surface mount process prevents damage to the crystal and battery due to the high temperatures required
for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board
and PowerCap are ordered separately and shipped in separate containers.
TIME AND DATE OPERATIONS
The contents of the time and date registers are in BCD format. The day-of-week register increments at
midnight. Values that correspond to the day of week are user-defined, but must be sequential (i.e., if 1
equals Sunday, then 2 equals Monday and so on). Illogical time and date entries result in undefined
operation.
CLOCK OPERATIONS—READING THE CLOCK
While the double-buffered register structure reduces the chance of reading incorrect data, internal
updates to the DS1747 clock registers should be halted before clock data is read to prevent reading of
data in transition. However, halting the internal clock register updating process does not affect clock
accuracy. Updating is halted when a one is written into the read bit, bit 6 of the century register (see
Table 2). As long as a one remains in that position, updating is halted. After a halt is issued, the registers
reflect the count, that is day, date, and time that was current at the moment the halt command was
issued. However, the internal clock registers of the double-buffered system continue to update so that
the clock accuracy is not affected by the access of data. All the DS1747 registers are updated
simultaneously after the internal clock register updating process has been re-enabled. Updating is within
a second after the read bit is written to zero. The READ bit must be set to a zero for a minimum of
500s to ensure the external registers will be updated.
Maxim
DS1747
相關(guān)PDF資料
PDF描述
VE-B1F-MV CONVERTER MOD DC/DC 72V 150W
MCP4441T-104E/ST IC DGTL POT 129TAPS QUAD 20TSSOP
DS1251WP-120IND IC NVSRAM 4MBIT 120NS 34PCM
DS1251Y-70 IC NVSRAM 4MBIT 70NS 32DIP
MCP4441T-103E/ST IC DGTL POT 129TAPS QUAD 20TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1747-70IND+ 功能描述:實時時鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
DS1747-70IND-W 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
DS1747-DS1747P 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Y2K-Compliant, Nonvolatile Timekeeping RAMs
DS1747P 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Y2K-Compliant, Nonvolatile Timekeeping RAMs
DS1747P/YP/WP 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:PowerCap with Crystal