參數(shù)資料
型號(hào)： DS17487N-3
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 30/31頁(yè)
文件大?。?/td> 0K
描述： IC RTC 3V 4K NV RAM 24-EDIP
標(biāo)準(zhǔn)包裝： 15
類型： 時(shí)鐘/日歷
特點(diǎn)： 警報(bào)器，夏令時(shí)，閏年，NVSRAM，方波輸出
存儲(chǔ)容量： 4KB
時(shí)間格式： HH:MM:SS（12/24 小時(shí)）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： 并聯(lián)
電源電壓： 2.7 V ~ 3.7 V
電壓 - 電源，電池： 2.5 V ~ 3.7 V
工作溫度： -40°C ~ 85°C
安裝類型： 通孔
封裝/外殼： 24-DIP 模塊（0.600"，15.24mm）
供應(yīng)商設(shè)備封裝： 24-EDIP
包裝： 管件
DS17285/DS17287/DS17485/DS17487/DS17885/DS17887
Real-Time Clocks
8
_____________________________________________________________________
Pin Description (continued)
PIN
24
28
NAME
FUNCTION
13
23
CS
Active-Low Chip-Select Input. This pin must be asserted low during a bus cycle for the
device to be accessed.
CS must be kept in the active state during RD and WR. Bus cycles
that take place without asserting
CS latch addresses, but no access occurs.
14
24
ALE
Address Latch Enable Input, Active High. This input pin is used to demultiplex the
address/data bus. The falling edge of ALE causes the address to be latched within the
device.
15
25
WR
Active-Low Write Input. This pin defines the period during which data is written to the
addressed register.
17
27
RD
Active-Low Read Input. This pin identifies the period when the device drives the bus with
read data. It is an enable signal for the output buffers of the device.
18
28
KS
Active-Low Kickstart Input. When VCC is removed from the device, the system can be
powered on in response to an active-low transition on the
KS pin, as might be generated
from a key closure. VBAUX must be present and auxiliary-battery-enable bit (ABE) must be
set to 1 if the kickstart function is used, and the
KS pin must be pulled up to the VBAUX
supply. While VCC is applied, the
KS pin can be used as an interrupt input. If not used, KS
must be grounded and ABE set to 0.
19
1
IRQ
Active-Low Interrupt Request. This pin is an active-low output that can be used as an
interrupt input to a processor. The
IRQ output remains low as long as the status bit causing
the interrupt is present and the corresponding interrupt-enable bit is set. To clear the
IRQ
pin, the application software must clear all enabled flag bits contributing to the pin’s active
state. When no interrupt conditions are present, the
IRQ level is in the high-impedance
state. Multiple interrupting devices can be connected to an
IRQ bus, provided that they are
all open drain. The
IRQ pin requires an external pullup resistor to VCC.
20
2
VBAT
Connection for Primary Battery. This supply input is used to power the normal clock
functions when VCC is absent. Diodes placed in series between VBAT and the battery can
prevent proper operation. If VBAT is not required, the pin must be grounded. UL recognized
to ensure against reverse charging current when used with a lithium battery (www.maxim-
ic.com/qa/info/ul). This pin is missing (N.C.) on the EDIP package.
相關(guān)PDF資料
PDF描述
MS27472E18B35SA CONN RCPT 66POS WALL MNT W/SCKT
MS27468T21B11PB CONN RCPT 11POS JAM NUT W/PINS
DS17885SN-5 IC RTC 5V 8K NV RAM IND 24-SOIC
MS3106A32-12S CONN PLUG 15POS STRAIGHT W/SCKT
MS3106F32-1P CONN PLUG 5POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS17487N-5 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock
DS17488 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock
DS1750Y-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1750Y-150-IND 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1750Y-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*