- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9054 > DS1803E-100/T&R (Maxim Integrated Products)IC POT DUAL ADDRESS 100K 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1803E-100/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 5/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DUAL ADDRESS 100K 14TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | I²C（芯片選擇） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1803
3 of 11
Stop data transfer:
A change in the state of the data line, from LOW to HIGH, while the clock line is
HIGH, defines the STOP condition.
Data valid:
The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how
data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/ W * bit, two types of
data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited, and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Acknowledge:
Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
1. Data transfer from a master transmitter to a slave receiver: The first byte transmitted by the
master is the control byte (slave address). Next follows a number of data bytes. The slave returns an
acknowledge bit after each received byte.
2. Data transfer from a slave transmitter to a master receiver: The first byte (the slave address) is
transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data
bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received
bytes other than the last byte. At the end of the last received byte, a ‘not acknowledge’ is returned.
The master device generates all of the serial clock pulses and the START and STOP conditions. A
transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START
condition is also the beginning of the next serial transfer, the bus will not be released.
The DS1803 may operate in the following two modes:
1. Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is
received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the
beginning and end of a serial transfer. Address recognition is performed by hardware after reception
of the slave address and direction bit.
2. Slave transmitter mode: The first byte is received and handled as in the slave receiver mode.
However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data
is transmitted on SDA by the DS1803 while the serial clock is input on SCL. START and STOP
conditions are recognized as the beginning and end of a serial transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS252PMLFT | IC CLK SYNTHESIZER FP DUAL 8SOIC |
| VE-JWW-MZ-F2 | CONVERTER MOD DC/DC 5.5V 25W |
| DS1803E-50/T&R | IC POT DUAL ADDRESS 50K 14-TSSOP |
| MK3711DMILFTR | IC VCXO DTV/SET-TOP 8-SOIC |
| VE-260-MW-S | CONVERTER MOD DC/DC 5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1803E-50/T&R | 制造商:Maxim Integrated Products 功能描述:ADD. DUAL DIG. POT 50K 14 TSSOP TRL - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC POT DUAL ADDRESS 50K 14-TSSOP |
| DS1803E-50/T&R | 功能描述:數(shù)字電位計(jì) IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1803E-50+T&R | 制造商:Maxim Integrated Products 功能描述:DGTL POTENTIOMETER 256POS 50KOHM DUAL 14TSSOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC POT DUAL ADDRESS 50K 14-TSSOP 制造商:Maxim Integrated Products 功能描述:Digital Potentiometer ICs Addressable Dual |
| DS1803E-50+T&R | 功能描述:數(shù)字電位計(jì) IC Addressable Dual RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1803EN-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。