- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9054 > DS1803E-50/T&R (Maxim Integrated Products)IC POT DUAL ADDRESS 50K 14-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1803E-50/T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 10/11頁(yè) |
| 文件大小： | 0K |
| 描述： | IC POT DUAL ADDRESS 50K 14-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲(chǔ)器類型： | 易失 |
| 接口： | I²C（芯片選擇） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1803
8 of 11
5. After this period, the first clock pulse is generated.
6. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the
VIHMIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
7. The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the
SCL signal.
8. A fast mode device can be used in a standard mode system, but the requirement tSU:DAT > 250 ns must
then be met. This will automatically be the case if the device does not stretch the LOW period of the
SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next
data bit to the SDA line tRMAX+ tSU:DAT = 1000 + 250=1250 ns before the SCL line is released.
9. CB - total capacitance of one bus line in picofarads, timing referenced to (0.9)(VCC) and (0.1)(VCC).
10. Typical values are for tA = 25°C and nominal supply voltage.
11. -3 dB cutoff frequency characteristics for the DS1803 depend on potentiometer total resistance:
DS1803-010; 1 MHz, DS1803-50; 200 kHz, DS1803-100; 100 kHz.
12. Address Inputs, A0, A1, and A2, should be tied to either VCC or GND depending on the desired
address selections.
13. Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper
position. Device test limits are
±1.6 LSB.
14. Relative linearity is used to determine the change in voltage between successive tap positions. Device
test limits
±0.5 LSB.
15. Fast mode.
16. Standard mode.
17. Valid at 25
°C only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MK3711DMILFTR | IC VCXO DTV/SET-TOP 8-SOIC |
| VE-260-MW-S | CONVERTER MOD DC/DC 5V 100W |
| VE-25F-MW-S | CONVERTER MOD DC/DC 72V 100W |
| VI-2W4-MW-S | CONVERTER MOD DC/DC 48V 100W |
| VE-JW0-MZ-F4 | CONVERTER MOD DC/DC 5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1803EN-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1803EN-050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1803EN-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1803N-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1803N-050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。