- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9172 > DS1848B-010+ (Maxim Integrated Products)IC RES/MEM TEMP 10/10K 16-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1848B-010+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大小： | 0K |
| 描述： | IC RES/MEM TEMP 10/10K 16-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 810 |
| 接片： | 256 |
| 電阻（歐姆）： | 10k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 850 ppm/°C |
| 存儲(chǔ)器類(lèi)型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-LBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 16-CSBGA（4x4） |
| 包裝： | 托盤(pán) |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
DS1848
10 of 17
2-WIRE SERIAL PORT OPERATION
The 2-wire serial port interface supports a bi-directional data transmission protocol with device
addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as
a receiver. The device that controls the message is called a “master.” The devices that are controlled by
the master are “slaves.” The bus must be controlled by a master device that generates the serial clock
(SCL), controls the bus access, and generates the START and STOP conditions. The DS1848 operates as
a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.
The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, A2. Timing diagrams for
the 2-wire serial port can be found in Figures 3 and 4. Timing information for the 2-wire serial port is
provided in the AC Electrical Characteristics Table for 2-wire serial communications.
The following bus protocol has been defined:
§ Data transfer may be initiated only when the bus is not busy.
§ During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is HIGH will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line from HIGH to LOW while the clock is HIGH
defines a START condition.
Stop data transfer: A change in the state of the data line from LOW to HIGH while the clock line is
HIGH defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line can be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figures 3 and 4 detail
how data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two
types of data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are
defined. The DS1848 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse that is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is a stable LOW during the HIGH period of the acknowledge-related clock pulse.
Of course, setup and hold times must be taken into account. A master must signal an end of data to the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-2W2-MY-F2 | CONVERTER MOD DC/DC 15V 50W |
| V72A5H300BL3 | CONVERTER MOD DC/DC 5V 300W |
| DS1859B-050+T&R/B | IC RES DUAL TEMP-CTRL 16-CSBGA |
| VI-2W2-MY-F1 | CONVERTER MOD DC/DC 15V 50W |
| VI-2W1-MY-F4 | CONVERTER MOD DC/DC 12V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1848B-010/S+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| DS1848B-010/T&R | 制造商:Maxim Integrated Products 功能描述:DUAL NV TEMP RES 10/10K, BGA T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RES/MEM TEMP 10/10K 16-BGA |
| DS1848B-010/T&R | 功能描述:數(shù)字電位計(jì) IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1848B-010+ | 功能描述:數(shù)字電位計(jì) IC Dual Temp Controlled NV Variable Resistor RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1848B-010+T&R | 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:DGTL POTENTIOMETER 256POS 10KOHM DUAL 16CSBGA - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RES/MEM TEMP 10/10K 16-BGA 制造商:Maxim Integrated Products 功能描述:Digital Potentiometer ICs Dual Temp Controlled NV Variable Resistor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。