- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1994 > DS1851E-010+ (Maxim Integrated Products)IC DAC DUAL NV TEMP CNTRL 8TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS1851E-010+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/18頁 |
| 文件大小： | 0K |
| 描述： | IC DAC DUAL NV TEMP CNTRL 8TSSOP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 96 |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 8-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | * |
DS1851
17 of 18
NOTES:
1. All voltages are referenced to ground.
2. A fast-mode device can be used in a standard-mode system, but the requirement t
SU:DAT
> 250ns must
then be met. This will automatically be the case if the device does not stretch the LOW period of the
SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next
data bit to the SDA line tRMAX + t
SU:DAT
= 1000 + 250 = 1250ns before the SCL line is released.
3. After this period, the first clock pulse is generated.
4. The maximum t
HD:DAT
has only to be met if the device does not stretch the LOW period (t
LOW
) of the
SCL signal.
5. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the
VI
H MIN
of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
6. C
B
- total capacitance of one bus line in pF, timing referenced to (0.9)(V
CC
) and (0.1)(V
CC
).
7. EEPROM-write begins after a STOP condition occurs.
8. Measured with SDA = SCL = Vrc = VCC, and Vrg = GND. The outputs OutV and OutG are left open.
9. Valid at 25°C only.
10. With Vrc = VCC -1.25 and Vrg = 1.25 + GND.
11. 0.8% is equivalent to 2 LSB.
PACKAGE INFORMATION
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages.
Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a
different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE TYPE
PACKAGE CODE
OUTLINE NO.
LAND PATTERN NO.
8 TSSOP
H8+1
相關PDF資料 |
PDF描述 |
|---|---|
| DS2187S+ | IC RECEIVE LINE INTERFACE 20SOIC |
| DS21Q58L | IC TXRX E1 QUAD 3.3V 100-LQFP |
| DS2404B | IC ECONORAM TIMECHIP 5.5V 16SSOP |
| DS2415P+T&R | IC TIME CHIP 1-WIRE 6-TSOC |
| DS2417X/T&R | IC TIMECHIP W/INTRPT 1WIRE CSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1851E-010+ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual Temp Controlled NV Variable Resistor RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS1851E-010+T&R | 制造商:Maxim Integrated Products 功能描述:DAC 2CH 8BIT 8TSSOP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DAC DUAL NV TEMP CNTRL 8TSSOP |
| DS1851E-010+T&R | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Dual Temp Controlled NV Variable Resistor RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS1851E-010+TRL | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
| DS1851E-010TR | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Temperature-Controlled NV Digital-to-Analog Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復。