- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9170 > DS1868E-50+ (Maxim Integrated Products)IC POT DIGITAL DUAL 50K 20-TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS1868E-50+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DIGITAL DUAL 50K 20-TSSOP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 74 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 750 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | 3 線串口 |
| 電源電壓： | 2.7 V ~ 3.3 V，4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
DS1868
11 of 14
CAPACITANCE
(tA=25
°C)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
Input Capacitance
CIN
5
pF
3, 6
Output Capacitance
COUT
7
pF
3, 6
AC ELECTRICAL CHARACTERISTICS
(-40
°C to +85°C; V
CC=5.0V
±10%)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
CLK Frequency
fCLK
DC
10
MHz
10
Width of CLK Pulse
tCH
50
ns
10
Data Setup Time
tDC
30
ns
10
Data Hold Time
tCDH
10
ns
10
Propagation Delay Time Low to High Level
Clock to Output
tPLH
50
ns
10, 13
Propagation Delay Time High to Low Level
tPLH
50
ns
10, 13
RST
High to Clock Input High
tCC
50
ns
10
RST
Low from Clock Input High
tHLT
50
ns
10
RST
Inactive
tRLT
125
ns
10
Clock Low to Data Valid on a Read
tCDD
30
ns
10
CLK Rise Time, CLK Fall Time
tCR
50
ns
10
NOTES:
1. All voltages are referenced to ground.
2. Resistor inputs cannot exceed VB - 0.5V in the negative direction.
3. Capacitance values apply at 25
°C.
4. Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper
position. Device test limits
±1.6 LSB.
5. Relative linearity is used to determine the change in voltage between successive tap positions. Device
test limits
±0.5 LSB.
6. Typical values are for tA = 25
°C and nominal supply voltage.
7. -3 dB cutoff frequency characteristics for the DS1868 depend on potentiometer total resistance:
DS1868-010; 1 MHz, DS1868-050; 200 kHz; and DS1868-100; 80 kHz.
8. Cout is active regardless of the state of RST .
9. VREF = 1.5 volts.
10. See Figure 9(a), (b), and (c).
11. Noise < -120 dB/ Hz . Reference 1 volt (thermal).
12. Supply current is dependent on clock rate (see Figure 11).
13. See Figure 10.
14. Standby currents apply when RST , LLIC, DQ are in the low-state.
15. When biasing the substrate minimum VB = -3.0V
±10% and maximum V
CC = 3.0V
±10%.
16. Valid at 25
°C only.
相關PDF資料 |
PDF描述 |
|---|---|
| 7WB3126CMX1TCG | IC TRANSLATOR 2BIT BUS SW 8LLGA |
| DS1868-50+ | IC POT DIGITAL DUAL 50K 14-DIP |
| 7WB3126BMX1TCG | IC TRANSLATOR 2BIT BUS SW 8LLGA |
| 7WB3126AMX1TCG | IC TRANSLATOR 2BIT BUS SW 8LLGA |
| VI-BW4-MV | CONVERTER MOD DC/DC 48V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS1868E-50+ | 功能描述:數(shù)字電位計 IC Dual RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1868E-50+T&R | 制造商:Maxim Integrated Products 功能描述:Digital Potentiometer ICs Dual |
| DS1868E-50+T&R | 功能描述:數(shù)字電位計 IC Dual RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1868EN-010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
| DS1868EN-050 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Potentiometer |
發(fā)布緊急采購，3分鐘左右您將得到回復。