參數(shù)資料
型號: DS1985
英文描述: 16-kbit Add-Only iButton
中文描述: 16K位只添加iButton®
文件頁數(shù): 16/25頁
文件大?。?/td> 440K
代理商: DS1985
DS1985
16 of 25
The bus master requires a pullup resistor at the master end of the bus, with the bus master circuit
equivalent to the one shown in Figures 7a and 7b. The value of the pullup resistor should be
approximately 5 k
for short line lengths.
A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus has a maximum
data rate of 16.3 kbits per second. If the bus master is also required to perform programming of the
EPROM portions of the DS1985, a programming supply capable of delivering up to 10 milliamps at 12
volts for 480
μ
s is required. The idle state for the 1-Wire bus is high. If, for any reason, a transaction
needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. If this does
not occur and the bus is left low for more than 120
μ
s, one or more of the devices on the bus may be
reset.
Transaction Sequence
The sequence for accessing the DS1985 via the 1-Wire port is as follows:
§
Initialization
§
ROM Function Command
§
Memory Function Command
§
Read/Write Memory/Status
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence
consists of a Reset Pulse transmitted by the bus master followed by a Presence Pulse(s) transmitted by the
slave(s).
The Presence Pulse lets the bus master know that the DS1985 is on the bus and is ready to operate. For
more details, see the “1-Wire Signaling” section.
ROM FUNCTION COMMANDS
Once the bus master has detected a presence, it can issue one of the four ROM function commands. All
ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure
8):
Read ROM [33H]
This command allows the bus master to read the DS1985’s 8-bit family code, unique 48-bit serial
number, and 8-bit CRC. This command can be used only if there is a single DS1985 on the bus. If more
than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same
time (open drain will produce a wired-AND result).
相關(guān)PDF資料
PDF描述
DS1985-F5 16-kbit Add-Only iButton
DS1985-F3 16-kbit Add-Only iButton
DS1990P Analog IC
DS1990R Analog IC
DS1991L Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1985+F3 制造商:Maxim Integrated Products 功能描述:ADD-O IBTN 16KB, F3 (GENERIC) LFREE - Rail/Tube
DS1985+F5 制造商:Maxim Integrated Products 功能描述:ADD-O IBTN 16KB, F5 (GENERIC) LFREE - Rail/Tube
DS1985-F3 功能描述:iButton RoHS:否 存儲類型:SRAM 存儲容量:512 B 組織: 工作電源電壓:3 V to 5.25 V 接口類型:1-Wire 最大工作溫度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封裝 / 箱體:F5 MicroCan 制造商:Maxim Integrated
DS1985-F3# 功能描述:iButton RoHS:否 存儲類型:SRAM 存儲容量:512 B 組織: 工作電源電壓:3 V to 5.25 V 接口類型:1-Wire 最大工作溫度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封裝 / 箱體:F5 MicroCan 制造商:Maxim Integrated
DS1985-F3+ 功能描述:iButton 16Kb Add-Only iButton RoHS:否 存儲類型:SRAM 存儲容量:512 B 組織: 工作電源電壓:3 V to 5.25 V 接口類型:1-Wire 最大工作溫度:+ 85 C 尺寸:17.35 mm x 5.89 mm 封裝 / 箱體:F5 MicroCan 制造商:Maxim Integrated