參數(shù)資料
型號(hào)： DS21349Q+T&R
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 19/35頁(yè)
文件大小： 0K
描述： IC LIU T1/J1 3.3V 28-PLCC
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 500
類型： 線路接口裝置（LIU）
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 28-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 28-PLCC（11.51x11.51）
包裝： 帶卷 (TR)
DS21349
26 of 35
10.4 Alarm Monitoring
10.4.1 Receive-Carrier Loss (RCL)
The receiver counts inbound 0s and declares RCL when the counter reaches 192. This applies to hardware
mode and software mode if the RCL2048 bit is cleared in CR4. In software mode, setting the RCL2048
bit changes the RCL counter to declare receive-carrier loss after 2048 consecutive 0s. Once set, the RCL
bit will remain set until the receiver detects a 12.5% density of 1s in a sliding window of 112 bits,
provided that there are no more than 98 consecutive 0s in that 112-bit window. When RCL is active,
RCLK is replaced by MCLK. RCL is indicated by an output high on the RCL pin and with a 1 in SR.0.
10.4.2 Alarm-Indication-Signal Detection (AIS)
AIS detection is only available in software mode. The receiver declares receipt of AIS when fewer than
six 0s are detected in 4632 bits (3ms). AIS is cleared when three or more 0s are received in 4632 bits. The
AIS bit in the status register (SR.2) indicates the presence of AIS. When the AIS status bit changes, the
AIS bit in the transition status register (TSR.2) is set. A change in the AIS status will generate an
interrupt if the AIS interrupt mask bit (IMR.2) bit is cleared.
10.4.3 Driver-Fail Monitor-Open (DFMO)
The DFMO bit is set in the status register when the transmitter outputs detect an open circuit. DFMO can
generate an interrupt if the DFMO interrupt mask bit (IMR.5) is cleared. This is not supported in
hardware mode.
10.4.4 Jitter Attenuator Limit Trip (JALT)
If the incoming jitter exceeds either 120 UIp-p (buffer depth is 128 bits) or 28 UIp-p (buffer depth is 32
bits), then the DS21349 will divide the internal nominal 24.704MHz (T1) clock by either 15 or 17 instead
of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also
sets the jitter attenuator limit trip (JALT) bit in information register 1 (IR1).
10.5 Other Diagnostic Reports
10.5.1 Receive Line-Attenuation Indication
The device reports the approximate inbound signal strength in the status register (IR). The four most
significant bits indicate the signal strength in approximately 2.5dB increments.
相關(guān)PDF資料
PDF描述
MS27468E25B35SB CONN RCPT 128POS JAM NUT W/SCKT
V300B48M150BL3 CONVERTER MOD DC/DC 48V 150W
V300B48M150BL2 CONVERTER MOD DC/DC 48V 150W
V300B48M150B3 CONVERTER MOD DC/DC 48V 150W
V300B48M150B2 CONVERTER MOD DC/DC 48V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21352 制造商:Maxim Integrated Products 功能描述:
DS21352DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 T1/J1 Single Chip Tranceiver Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS21352G 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Single Chip Transceivers RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21352GN 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21352L 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Single Chip Transceivers RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*